Active solid-state devices (e.g. – transistors – solid-state diode – Housing or package – With semiconductor element forming part
Reexamination Certificate
2006-06-13
2006-06-13
Lee, Eddie (Department: 2811)
Active solid-state devices (e.g., transistors, solid-state diode
Housing or package
With semiconductor element forming part
C257S707000, C257S706000, C257S701000, C257S688000, C257S694000, C257S719000, C257S700000, C257S737000
Reexamination Certificate
active
07061084
ABSTRACT:
A lead-bond type chip package includes a multilayer substrate for supporting and electrical interconnecting a semiconductor chip. The multilayer substrate has a slot defined therein. The multilayer substrate comprises an interlayer circuit board having prepregs disposed thereon, a plurality of leads on the prepreg on the upper surface of the interlayer circuit board, and a plurality of solder pads for making external electrical connection on the prepreg on the lower surface of the interlayer circuit board. The leads of the multilayer substrate are bonded to corresponding bonding pads formed on the semiconductor chip. A package body is formed on the multilayer substrate around the semiconductor chip and in the slot of the multilayer substrate. The multilayer substrate is capable of providing a power or ground plane formed therein for enhancing the electrical performance of the package, and providing a high wiring density for packaging a chip with high I/O connections. This invention also provides a method of producing a multilayer substrate for use in forming a lead-bond type chip package
REFERENCES:
patent: 5153987 (1992-10-01), Takahashi et al.
patent: 5235139 (1993-08-01), Bengston et al.
patent: 5258094 (1993-11-01), Furui et al.
patent: 5528461 (1996-06-01), Gore et al.
patent: 5548099 (1996-08-01), Cole, Jr. et al.
patent: 5670262 (1997-09-01), Dalman
patent: 5843806 (1998-12-01), Tsai
patent: 5872338 (1999-02-01), Lan et al.
patent: 5900676 (1999-05-01), Kweon et al.
patent: 5945258 (1999-08-01), Shimizu et al.
patent: 5948280 (1999-09-01), Namgung
patent: 6204559 (2001-03-01), Lin et al.
patent: 6238952 (2001-05-01), Lin
patent: 6239384 (2001-05-01), Smith et al.
patent: 6249052 (2001-06-01), Lin
patent: 2003/0069331 (2003-04-01), Teiichi et al.
Chen Kun-Ching
Yeh Yung I
Advanced Semiconductor Engineering Inc.
Im Junghwa
Lee Eddie
LandOfFree
Lead-bond type chip package and manufacturing method thereof does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Lead-bond type chip package and manufacturing method thereof, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Lead-bond type chip package and manufacturing method thereof will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3632871