Static information storage and retrieval – Interconnection arrangements
Reexamination Certificate
2008-01-29
2008-01-29
Le, Thong Q. (Department: 2827)
Static information storage and retrieval
Interconnection arrangements
C365S052000
Reexamination Certificate
active
07324364
ABSTRACT:
An integrated circuit includes memory circuitry with a number of bit line structures, each including at least three bit lines; a number of word lines that intersect with the bit line structures at a number of sites; and a number of switching devices located at the sites. A number of VSSplanes are interconnected with the switching devices. The switching devices and the VSSplanes are formed at a first level. The VSSplanes can be formed as substantially complementary interlocking regions that also form functional portions of the switching devices. The switching devices can be connected between an adjacent one of the word lines and a selected one of the bit lines of an adjacent one of the bit line structures for selective electrical conduction therebetween upon activation by the adjacent one of the word lines.
REFERENCES:
patent: 3728696 (1973-04-01), Polkinghorn
patent: 4287571 (1981-09-01), Chakravarti et al.
patent: 4901285 (1990-02-01), Sano et al.
patent: 5111428 (1992-05-01), Liang et al.
patent: 5528534 (1996-06-01), Shoji
patent: 5598365 (1997-01-01), Shoji
patent: 5663677 (1997-09-01), Freyman et al.
patent: 5904526 (1999-05-01), Wen et al.
patent: 6141255 (2000-10-01), Sunkavalli
patent: 6151249 (2000-11-01), Shirota et al.
patent: 6462387 (2002-10-01), Lai
patent: 6699759 (2004-03-01), Lai
patent: 6876596 (2005-04-01), Kirihara
patent: 7233540 (2007-06-01), Vinke et al.
patent: 2001/0014051 (2001-08-01), Watanabe et al.
patent: 2005/0213362 (2005-09-01), Chang
Dudeck et al., “Decoding Techniques for Read-Only Memory,” U.S. Appl. No. 11/363,366, filed Feb. 27, 2006.
Dudeck Dennis E.
Evans Donald A.
Pham Hai Q.
Werner Wayne E.
Wozniak Ronald J.
Agere Systems Inc.
Le Thong Q.
LandOfFree
Layout techniques for memory circuitry does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Layout techniques for memory circuitry, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Layout techniques for memory circuitry will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2783056