Layout technique for matched resistors on an integrated...

Amplifiers – With semiconductor amplifying device – Including gain control means

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C330S278000, C327S564000, C327S565000, C716S030000

Reexamination Certificate

active

11103635

ABSTRACT:
Provided a method of reducing impedance variations in an electrical circuit structured and arranged for placement on an integrated circuit (IC) substrate. The method includes forming sets of parallel connected resistors, each set corresponding to one of the impedance devices on the IC. Each set also includes two or more parallel resistor paths, each resistor path including two or more cascaded resistors and has a total impedance value substantially equal to the predetermined impedance value of its corresponding impedance device. Finally, the method includes configuring the sets of parallel resistor paths to form an interdigital structure across the substrate when the electrical circuit is placed on the IC.

REFERENCES:
patent: 4509019 (1985-04-01), Banu et al.
patent: 4591801 (1986-05-01), Yamaguchi et al.
patent: 4631522 (1986-12-01), Cabot
patent: 5055758 (1991-10-01), Hock
patent: 5233309 (1993-08-01), Spitalny et al.
patent: 5262735 (1993-11-01), Hashimoto et al.
patent: 5486791 (1996-01-01), Spitalny et al.
patent: 5506441 (1996-04-01), Furuya
patent: 6020785 (2000-02-01), Allen et al.
patent: 6147558 (2000-11-01), Sculley
patent: 6407630 (2002-06-01), Yao et al.
patent: 6646509 (2003-11-01), Sobel
patent: 2001/0019288 (2001-09-01), Wada et al.
patent: 2002/0084842 (2002-07-01), Yao et al.
European Search Report issued Dec. 21, 2004 for European Appln. No. EP 03 00 1573.2 pages.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Layout technique for matched resistors on an integrated... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Layout technique for matched resistors on an integrated..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Layout technique for matched resistors on an integrated... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3754249

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.