Layout technique for address signal lines in decoders...

Radiant energy – Photocells; circuits and apparatus – Photocell controlled circuit

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C348S302000

Reexamination Certificate

active

07423249

ABSTRACT:
A decoder block includes a number of generic blocks stitched together. The generic blocks have an address line layout that enables the decoders to be addressed with a reduced number of signal lines.

REFERENCES:
patent: 4622670 (1986-11-01), Martin
patent: 4910162 (1990-03-01), Yasaka et al.
patent: 5125048 (1992-06-01), Virtue et al.
patent: 5195053 (1993-03-01), Hayano
patent: 5208875 (1993-05-01), Virtue et al.
patent: 5220518 (1993-06-01), Haq
patent: 5295116 (1994-03-01), Iwashita
patent: 5297085 (1994-03-01), Choi et al.
patent: 5301162 (1994-04-01), Shimizu
patent: 5323357 (1994-06-01), Kaneko
patent: 5336879 (1994-08-01), Sauer
patent: 5369281 (1994-11-01), Spinnler et al.
patent: 5446859 (1995-08-01), Shin et al.
patent: 5553026 (1996-09-01), Nakai et al.
patent: 5583822 (1996-12-01), Rao
patent: 5621690 (1997-04-01), Jungroth et al.
patent: 5736724 (1998-04-01), Ju et al.
patent: 5777672 (1998-07-01), Cazaux et al.
patent: 5909026 (1999-06-01), Zhou et al.
patent: 5949061 (1999-09-01), Guidash et al.
patent: 5978277 (1999-11-01), Hsu et al.
patent: 5982680 (1999-11-01), Wada
patent: 6026021 (2000-02-01), Hoang
patent: 6055207 (2000-04-01), Nam
patent: 6057539 (2000-05-01), Zhou et al.
patent: 6204792 (2001-03-01), Andersson
patent: 6236683 (2001-05-01), Mougeat et al.
patent: 6314042 (2001-11-01), Tomishima et al.
patent: 6366526 (2002-04-01), Naffziger et al.
patent: 6424589 (2002-07-01), Mochida
patent: 6452149 (2002-09-01), Yamashita et al.
patent: 6487315 (2002-11-01), Kadono
patent: 6496400 (2002-12-01), Chevallier
patent: 6529639 (2003-03-01), Young
patent: 6642494 (2003-11-01), Endo
patent: 6642965 (2003-11-01), Nagata et al.
patent: 6690076 (2004-02-01), Fossum et al.
patent: 6710847 (2004-03-01), Irie
patent: 6787749 (2004-09-01), Zhou et al.
patent: 6822682 (2004-11-01), Kawajiri et al.
patent: 6842225 (2005-01-01), Irie
patent: 2001/0041297 (2001-11-01), Nishi
patent: 2003/0193593 (2003-10-01), Lee et al.
patent: 2004/0036846 (2004-02-01), Nishi
patent: 2004/0070740 (2004-04-01), Irie
patent: 2006/0113460 (2006-06-01), Tay

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Layout technique for address signal lines in decoders... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Layout technique for address signal lines in decoders..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Layout technique for address signal lines in decoders... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3984155

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.