Layout reduction by sharing a column latch per two bit lines

Details Layout reduction by sharing a column latch per two bit lines Layout reduction by sharing a column latch per two bit lines

2007-05-29

2007-05-29

Auduong, Gene N. (Department: 2827)

Static information storage and retrieval

Floating gate

Particular biasing

C365S185250, C365S185330

Reexamination Certificate

active

11325132

ABSTRACT:
Increasing levels of integration in successive generations of semiconductor memory products are possible through minimal metal-one layout pitches. An optimal bitline layout pitch in metal-one greatly exceeds an ability to match the pitch in a layout of a corresponding array of bitline-coupling-control latches. One latch controlling coupling for two bitlines alleviates the layout problem. In order for one latch to control coupling of two bitlines a logical segregation of the addressing of even and odd bitlines is necessary along with an additional odd or even bitline selection device in series with the selection device managed by the coupling control latch. With the use of a logical-to-physical address mapping and even-odd bitline selection, a single coupling control latch is able to manage one of two bitlines at a time. One latch serving two bitlines makes possible a bitline pitch attaining a maximum layout density possible for a fabrication process.

REFERENCES:
patent: 5646890 (1997-07-01), Lee et al.
patent: 5892713 (1999-04-01), Jyouno et al.
patent: 6069710 (2000-05-01), Lee
patent: 6800882 (2004-10-01), Dillon et al.
patent: 7046554 (2006-05-01), Lee
patent: 2005/0213378 (2005-09-01), Chang

Affiliated with

Also associated with

Rating

Layout reduction by sharing a column latch per two bit lines does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Layout reduction by sharing a column latch per two bit lines, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Layout reduction by sharing a column latch per two bit lines will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3775544