Metal working – Barrier layer or semiconductor device making
Patent
1993-04-12
1994-09-20
Thomas, Tom
Metal working
Barrier layer or semiconductor device making
437 48, 437 51, 437250, 364490, 364491, G06F 1500
Patent
active
053485580
ABSTRACT:
In a layout pattern generating apparatus, a truth value data grouping section 3 groups truth value data whose logic is "1" and which are adjacent to each other, and a coordinate value data calculating section 4 calculates coordinate data on a layout pattern at every grouped truth value data, thereby producing a layout pattern.
REFERENCES:
patent: 4528634 (1985-07-01), Nakhata et al.
patent: 4718017 (1988-01-01), Hutton et al.
patent: 4839821 (1989-06-01), Murakata
Fukaya Hideyuki
Ito Yoshihiro
Mitsubishi Denki & Kabushiki Kaisha
Thomas Tom
LandOfFree
Layout pattern generating apparatus does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Layout pattern generating apparatus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Layout pattern generating apparatus will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2429492