Static information storage and retrieval – Floating gate – Particular connection
Patent
1998-12-28
2000-05-23
Nelms, David
Static information storage and retrieval
Floating gate
Particular connection
36518533, G11C 1604
Patent
active
060672498
ABSTRACT:
A layout of a flash memory and a formation method of the same are disclosed. The layout includes a plurality of memory cells each having a cell transistor having a cell gate electrode having a floating gate and a control gate, and a source/drain electrode for thereby storing and erasing a data, a selection transistor having two gate electrodes, a common drain electrode between the gate electrodes and a source electrode formed outside the same and having a predetermined channel width larger than two times compared to the channel width of the cell transistor, and the drain electrode and source electrodes which are crossingly formed to each other with respect to the axis of the word lines through which a driving voltage is applied to the gate electrodes for thereby selecting a corresponding memory cell, a pair of cell bit lines connected with the source electrode of the selection transistor and connected in parallel with the drain electrode of the memory cell transistor for inputting/outputting the data to the cell transistor, and a pair of array bit lines connected with a drain electrode of the selection transistor and a peripheral circuit.
REFERENCES:
patent: 5255243 (1993-10-01), Kitazawa
patent: 5315541 (1994-05-01), Harari et al.
patent: 5343063 (1994-08-01), Yuan et al.
patent: 5380672 (1995-01-01), Yuan et al.
patent: 5467305 (1995-11-01), Bertin et al.
patent: 5512505 (1996-04-01), Yuan et al.
patent: 5610420 (1997-03-01), Kuroda et al.
patent: 5748538 (1998-05-01), Lee et al.
patent: 5751038 (1998-05-01), Mukherjee
patent: 5912840 (1999-06-01), Gonzalez et al.
patent: 5977584 (1999-11-01), Kim
Lee Hee-Youl
Sone Jae-Hyun
Hyundai Electronics Industries Co,. Ltd.
Nelms David
Phung Anh
LandOfFree
Layout of flash memory and formation method of the same does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Layout of flash memory and formation method of the same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Layout of flash memory and formation method of the same will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1841631