Coded data generation or conversion – Analog to or from digital conversion – Digital to analog conversion
Reexamination Certificate
2007-01-09
2007-01-09
Pert, Evan (Department: 2826)
Coded data generation or conversion
Analog to or from digital conversion
Digital to analog conversion
C341S155000
Reexamination Certificate
active
10624794
ABSTRACT:
A capacitor array in an integrated circuit with active unit capacitor cells arranged amongst the dummy unit capacitor cells to provide visual and electrical symmetry. The electrical symmetry provides electrical matching between active unit capacitor cells and the visual symmetry provide process uniformity between the unit capacitor cells. Visual symmetry may be provided by uniform capacitor plate selection and uniform spacing between each. Electrical symmetry is provided by appropriately arranging active unit capacitors amongst dummy unit capacitors in the capacitor array. The capacitor array may be used in an integrated circuit such as for a equally weighted or binary weighted capacitor array or ladder in an analog to digital converter or a digital to analog converter. Methods and rules of layout for arranging the unit capacitors may be manually performed or automatically performed by computer aided design software.
REFERENCES:
patent: 5952952 (1999-09-01), Choi et al.
patent: 5973633 (1999-10-01), Hester
patent: 6016019 (2000-01-01), Wojewoda
patent: 6496131 (2002-12-01), Yoshinaga
patent: 2003/0210165 (2003-11-01), Carreau et al.
patent: 2004/0129966 (2004-07-01), Giuroiu et al.
Behzad Razavi,Design of Analog CMOS Integrated Circuits,pp. 619-627, 637-462 and 650-653, McGraw-Hill Higher Education, ISBM 0071188150, 2001.
Iuri Mehr & Larry Singer,A 55-mW, 10-bit, 40-Msample/s Nyquist-Rate CMOS ADC,pp. 318-325, IEEE Journal of Solid-State Circuits, vol. 35 No. 3, Mar. 2002.
Lessons in Electrical Circuits,vol. IV (Digital), Chapter 13, http://www.ibiblio.org/obp/elecrticalcircuits/digital/digi—13.html, Apr. 2003.
B.Razavi & B. Wooley,A 12-b 5-MSample/s Two-Step CMOS A/D Converter,IEEE Journal of Solid-State Circuits, pp. 1667-1678, vol. 27 No. 12, Dec. 1992.
Thomas Lee,The Design of CMOS Radio-Frequency Integrated Circuits,pp. 37-47, Cambridge University Press, Cambridge, UK, ISBN 0521630614, 1998.
D.Allstot & W.Black,Technologyical Design Considerations for Monolithic MOS Switched-Capacitor Filtering Systems,pp. 967-986, Prod. of the IEEE, vol. 71 No. 8, Aug. 1983.
James L. McCreary,Matching Properties, and Voltage and Temperature Dependence of MOS Capacitors,pp. 608-616, IEEE Journal of Solid-State Circuits, vol. SC-16, No. 6, Dec. 1981.
Yannis Tsividis & Paolo Antognetti,Design of MOS VLSI Circuits for Telecommunications,pp. 20-22, 314-333, Prentice-Hall, New Jersey, ISBN 013200643X01, 1985.
Paul R. Gray & Robert G. Meyer,Analysis and Design of Analog Integrated Circuits,Third Edition, pp. 139-140, 167-170, John Wiley & Sons, Inc., ISBN 0471574953, 1993.
Raymond M. Warner & James N. Fordemwalt,Integrated Circuits Design Principles and Fabrication,pp. 246-255, 270, McGraw-Hill Book Company, 1965.
Young-Deuk Jeon, Seung-Chul Lee, Sang-Min Yoo, & Seung-Hoon Lee,Acquisition-Time Minimization and Merged-Capacitor Switching Techniques for Sampling-Rate and Resoulution Improvement of CMOS ADCs,pp. 451-454, 2000 IEEE International Symposium on Circuits and Systems, May 28-31, Geneva, Switzerland, 2000.
Richard C. Dorf Editor-in-Chief,The Electrical Engineering,pp. 15-33, 11321151, CRC Press, Boca Raton, FL, ISBN 0489301858, 1993.
David Halliday & Robert Resnick,PhysicsPart Two Third Edition, 650-674, John Wiley & Sons, ISBN 948012, 1978.
Alan B Grenene,Bipolar and MOS Analog Integrated Circuit Design,pp. 712-727, 753-764, 784-791, 825-879, ISBN 0471085294, John Wiley & Sons, Inc., 1984.
Hakkarainen Juha Mikko
Nurminen Juha Seppo
Blakely , Sokoloff, Taylor & Zafman LLP
Maxim Integrated Products Inc.
Pert Evan
LandOfFree
Layout of dummy and active cells forming capacitor array in... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Layout of dummy and active cells forming capacitor array in..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Layout of dummy and active cells forming capacitor array in... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3752795