Layout of a semiconductor memory device

Details Layout of a semiconductor memory device Layout of a semiconductor memory device

1992-04-08

1994-06-14

Popek, Joseph A.

Static information storage and retrieval

Format or disposition of elements

365 63, 365226, G11C 502, G11C 800

Patent

active

053216466

ABSTRACT:
A power supply line is disposed parallel to a sense amplifier train including a plurality of sense amplifiers at the side of each subarray. The power supply line is connected to the sense amplifier included in the sense amplifier train via a plurality of drive transistors and a sense amplifier drive line.

REFERENCES:
patent: 4535423 (1985-08-01), Nozaki et al.
Okumura et al., "Decoded-Sense Amplifier for High-Density DRAMs", pp. 103-104, Digest Paper of VLSI Circuits Symposium, May 25, 1989.

Affiliated with

Also associated with

Rating

Layout of a semiconductor memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Layout of a semiconductor memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Layout of a semiconductor memory device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1254446