Layout efficient 32-bit shifter/register with 16-bit interface

Details Layout efficient 32-bit shifter/register with 16-bit interface Layout efficient 32-bit shifter/register with 16-bit interface

1991-06-07

1993-06-08

Nguyen, Long T.

Boots, shoes, and leggings

G06F 738

Patent

active

052185648

ABSTRACT:
An integrated circuit processor architecture that implements digital signal processing (DSP) functions with less hardware, improved speed and a more efficient layout. The central processing unit (CPU) resources are used in conjunction with an integrated multiply/accumulate unit to perform DSP operations. Use of the CPU's internal register for the circular buffer of the DSP multiply/accumulate function allows a minimum amount of lower speed hardware to be used for the multiply/accumulate unit and permits DSP operations to be performed in parallel. The multiply/accumulate unit takes advantage of the inherent accumulating properties of conventional multiplier designs to perform multiplication of two signed binary numbers using the modified Booth's algorithm but in both reduced cycle time and hardware requirements. This is accomplished by using the adder within the multiplier to sum the product terms. Instead of clearing the adder of the result of one multiplication before beginning another, the result is maintained and all subsequent partial products are added to it to generate a final output. The placement of the 32-bits of the multiply/accumulate unit's multiplicand register is arranged in two rows of 8 even bits and two rows of 8 odd bits to allow left shift by two with a single loop around and to provide direct interface with the 16-bit data latch register on its input and the rest of the 32-bit arithmetic logic unit (ALU) on its output.

REFERENCES:
patent: 4490805 (1984-12-01), Tamura
patent: 4597053 (1986-06-01), Chamberlin
patent: 4761753 (1988-08-01), Izumisawa
patent: 4811267 (1989-03-01), Ando et al.
patent: 4817047 (1989-03-01), Nishitani et al.
patent: 4928259 (1990-05-01), Galbi et al.
patent: 4941119 (1990-07-01), Moline
patent: 4942547 (1990-07-01), Joyce et al.
"TMS320C25 User's Guide (Preliminary)" by Texas Instruments date: Aug. 1988.

Affiliated with

Also associated with

Rating

Layout efficient 32-bit shifter/register with 16-bit interface does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Layout efficient 32-bit shifter/register with 16-bit interface, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Layout efficient 32-bit shifter/register with 16-bit interface will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1947215