Layout and method to improve mixed-mode resistor performance

Details Layout and method to improve mixed-mode resistor performance Layout and method to improve mixed-mode resistor performance

2006-04-18

2006-04-18

Hoang, Tu (Department: 2832)

Electrical resistors

With mounting or supporting means

Plural resistors

C338S204000

Reexamination Certificate

active

07030728

ABSTRACT:
A resistor layout and method of forming the resistor are described which achieves improved resistor characteristics, such as resistor stability and voltage coefficient of resistance. A resistor is formed from a conducting material such as doped silicon or polysilicon. The resistor has a rectangular first resistor element, a second resistor element, a third resistor element, a fourth resistor element, and a fifth resistor element. A layer of protective dielectric is then formed over the first, second, and third resistor elements leaving the fourth and fifth resistor elements exposed. The conducting material in the exposed fourth and fifth resistor elements is then changed to a silicide, such as titanium silicide or cobalt silicide, using a silicidation process. The higher conductivity silicide forms low resistance contacts between the second and fourth resistor elements and between the third and fifth resistor elements. The second and third resistor elements are wider than the first resistor element and provide a low resistance contacts to the first resistor element, which is the main resistor element. This provides low voltage coefficient of resistance thermal process stability for the resistor.

REFERENCES:
patent: 3680013 (1972-07-01), Pye
patent: 3714709 (1973-02-01), Liederbach
patent: 3716759 (1973-02-01), Scace et al.
patent: 3772628 (1973-11-01), Underwood et al.
patent: 3902926 (1975-09-01), Perloff et al.
patent: 4150366 (1979-04-01), Price
patent: 4215333 (1980-07-01), Huang
patent: 4317126 (1982-02-01), Gragg, Jr.
patent: 4320655 (1982-03-01), Kammermaier et al.
patent: 4321616 (1982-03-01), Bise
patent: 4505032 (1985-03-01), Praria
patent: 4584553 (1986-04-01), Tokura et al.
patent: 4726232 (1988-02-01), Koneval
patent: 4853669 (1989-08-01), Guckel et al.
patent: 5006421 (1991-04-01), Yang et al.
patent: 5015989 (1991-05-01), Wohlfarth et al.
patent: 5170237 (1992-12-01), Tsuda et al.
patent: 5200733 (1993-04-01), Davis et al.
patent: 5257005 (1993-10-01), Desroches et al.
patent: 5316978 (1994-05-01), Boyd et al.
patent: 5412993 (1995-05-01), Ohtani
patent: 5466484 (1995-11-01), Spraggins et al.
patent: 5471056 (1995-11-01), Prelat
patent: 5530418 (1996-06-01), Hsu et al.
patent: 5567977 (1996-10-01), Jimenez
patent: 5812047 (1998-09-01), van Kampen
patent: 5856702 (1999-01-01), Hashimoto
patent: 5939753 (1999-08-01), Ma et al.
patent: 6140910 (2000-10-01), Smith et al.
patent: 6144287 (2000-11-01), Komeda
patent: 6150917 (2000-11-01), Meyer et al.
patent: 6184774 (2001-02-01), Takeuchi
patent: 6557411 (2003-05-01), Yamada et al.
patent: 6856233 (2005-02-01), Tsukada et al.
patent: 2002/0060352 (2002-05-01), Mizuno
patent: 2004/0196139 (2004-10-01), Nakamura et al.
patent: 58-135661 (1983-08-01), None
patent: 58-143562 (1983-08-01), None
patent: 64-17490 (1989-01-01), None
patent: 7-30065 (1995-01-01), None

Affiliated with

Also associated with

Rating

Layout and method to improve mixed-mode resistor performance does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Layout and method to improve mixed-mode resistor performance, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Layout and method to improve mixed-mode resistor performance will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3612328