Patent
1988-01-29
1990-04-03
Clawson, Jr., Joseph E.
357 236, 357 45, H01L 2348
Patent
active
049145029
ABSTRACT:
In order to reduce parasitic capacitive cross-coupling in an integrated circuit, metallization lines in an array--for example, an array of word lines, of bit lines, or of bus interconnects--are geometrically arranged in a systematically progressive laterally (sidewise) marching sequence, whereby the identity of the lines located on either side of a given line keeps changing.
REFERENCES:
patent: 3946421 (1976-03-01), Hartsell et al.
patent: 4092734 (1978-05-01), Collins et al.
patent: 4206370 (1980-06-01), Leach
patent: 4238694 (1980-12-01), Kimerling et al.
patent: 4242700 (1980-12-01), Weimer
patent: 4251876 (1981-02-01), McKenny et al.
patent: 4402063 (1983-08-01), Wittwer
patent: 4589008 (1986-05-01), Stewart et al.
patent: 4591891 (1986-05-01), Chatterjee et al.
patent: 4651183 (1987-03-01), Lange et al.
Lebowitz Joseph
Lynch William T.
AT&T Bell Laboratories
Caplan David I.
Clawson Jr. Joseph E.
LandOfFree
Laterally marching interconnecting lines in semiconductor interg does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Laterally marching interconnecting lines in semiconductor interg, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Laterally marching interconnecting lines in semiconductor interg will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1361554