Lateral heterojunction bipolar transistor

Details Lateral heterojunction bipolar transistor Lateral heterojunction bipolar transistor

2005-08-09

2005-08-09

Wilson, Allan R. (Department: 2815)

Active solid-state devices (e.g., transistors, solid-state diode

Heterojunction device

Bipolar transistor

C257S347000, C257S588000

Reexamination Certificate

active

06927428

ABSTRACT:
A heterojunction bipolar transistor (30) in a silicon-on-insulator (SOI) structure is disclosed. The transistor collector (28), heterojunction base region (20), and intrinsic emitter region (25) are formed in the thin film silicon layer (6) overlying the buried insulator layer (4). A base electrode (10) is formed of polysilicon, and has a polysilicon filament (10f) that extends over the edge of an insulator layer (8) to contact the silicon layer (6). After formation of insulator filaments (12) along the edges of the base electrode (10) and insulator layer (8), the thin film silicon layer (6) is etched through, exposing an edge. An angled ion implantation then implants the heterojunction species, for example germanium and carbon, into the exposed edge of the thin film silicon layer (6), which after anneal forms the heterojunction base region (20). Polysilicon plugs for the emitter (24e) and collector (24c) are then formed, from which dopant diffuses to form the intrinsic emitter (25) and subcollector (22) of the device.

REFERENCES:
patent: 5198689 (1993-03-01), Fujioka
patent: 6177717 (2001-01-01), Chantre et al.
patent: 6465316 (2002-10-01), Hattori et al.
patent: 2002/0158313 (2002-10-01), Takagi et al.
Vasudev,et at, “Advanced Materials for Low Power Electronics”,Solid State Electronics, vol. 39, No. 4, (1996), pp. 489-497.
Huang, et al, “TFSOI BiCMOS Technology for Low Power Applications”,IEDM Technical Digest, (1993), pp. 449-452.
Hwang, et al, “Design and Manufacturing Considerations of a 0.5 um CMOS Technology on TFSOI”,IEEE International SOI Conference Proceedings, (1993), pp. 128-129.
El-Kareh, et al, “Silicon On Insulator-An Emerging High-Leverage Technology”,IEEE Trans. Components, Packaging&Manufacturing Technology-Part A, vol. 18, No. 1, (1995), pp. 187-194.
Huang, et al, “TFSOI Complementary BiCMOS Technology for Low Power Applications”,IEEE Transactions on Electron Devices, vol. 42, No. 3, (Mar., 1995), pp. 506-512.
Shahidi,et al, “A Novel High-Performance Lateral Bipolar on SOI”,IEDM(IEEE, 1991), pp. 663-666.
Dekker, et al, “An Ultra Low Power Lateral Bipolar Polysilicon Emitter Technology on SOI”,IEDM Technical Digest, (IEEE, 1993), pp. 75-78.
Dekker, et al, “An ultra Low-Power RF Bipolar Technology on Glass”,IEDM Technical Digest, (1997), pp. 921-923.
Chen, et al, “A Low Thermal Budget, Fully Self-Aligned Lateral BJT on Thin Film SOI Substrate for Low Power BiCMOS Applications”,Symposium VLSI Tech. Dig., (1995), pp. 133-134, no month cited.
Kawanaka, et al, “3-D Simulation Analysis of High Performance SOI Lateral BJT for RF Applications”,Proceedings of IEEE International SOI Conference, (Oct. 1998), pp. 29-30.
Shino, et al, “A 31 GHz fmax Lateral BJT on SOI Using Self-Aligned External Base Formation Technology”,IEDM Technical Digest, (IEEE, 1998), pp. 953-956, no month cited.
Nii, et al, “A 67 GHz fmax Lateral Bipolar Transistor with Co-silicided Base Electrode Structure on Thin Film SOI for RF Analog Applications”,Proc. ESSDREC '99, pp. 212-215, 1999, no month cited.
Schlueter, “Trench Warfare: CMP and Shallow Trench Isolation”,Semiconductor International, (Oct., 1999) pp. 123-130, no month cited.

Affiliated with

Also associated with

Rating

Lateral heterojunction bipolar transistor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Lateral heterojunction bipolar transistor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Lateral heterojunction bipolar transistor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3517543