Latency prediction in a pipelined microarchitecture

Details Latency prediction in a pipelined microarchitecture Latency prediction in a pipelined microarchitecture

1997-06-26

1999-09-28

Vu, Viet D.

Electrical computers and digital processing systems: processing

Instruction issuing

712219, G06F 930

Patent

active

059580410

ABSTRACT:
The present invention solves the problems associated with the prior art by providing a latency prediction bit (LPB) to indicate the latency with which an instruction should be executed, implicitly indicating whether a data dependency is likely to exist and the likelihood of that dependency causing a hazard. In a processor according to the present invention, an instruction dependent upon a given LDI instruction is issued a given number of machine cycles after that LDI instruction, the number of machine cycles being based on the value of the LPB associated with that LDI instruction. The LPB's value, in turn, depends on whether data will need to be forwarded to the functional unit involved during the execution of LDI instruction. The ability to predict such hazards is important in maintaining a pipeline's throughput and avoiding unnecessary recirculations.

REFERENCES:
patent: 4760519 (1988-07-01), Papworth et al.
patent: 5127093 (1992-06-01), Moore, Jr.
patent: 5150470 (1992-09-01), Hicks et al.
patent: 5542061 (1996-07-01), Omata
patent: 5555432 (1996-09-01), Hinton et al.

Affiliated with

Also associated with

Rating

Latency prediction in a pipelined microarchitecture does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Latency prediction in a pipelined microarchitecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Latency prediction in a pipelined microarchitecture will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-697764