Latency normalization by balancing early and late clocks

Details Latency normalization by balancing early and late clocks Latency normalization by balancing early and late clocks

2008-01-29

2008-01-29

Nguyen, Tan T. (Department: 2827)

Static information storage and retrieval

Addressing

Sync/clocking

C365S194000

Reexamination Certificate

active

07324403

ABSTRACT:
A method, apparatus, and system are disclosed. In one embodiment the method comprises inputting an early clock signal and a late clock signal to a memory device and generating an average clock signal for the memory device by averaging the early clock signal and the late clock signal.

REFERENCES:
patent: 4998262 (1991-03-01), Wiggers
patent: 5361277 (1994-11-01), Grover
patent: 5432823 (1995-07-01), Gasbarro et al.
patent: 5812835 (1998-09-01), Ruuskanen
patent: 5896055 (1999-04-01), Toyonaga et al.
patent: 5915105 (1999-06-01), Farmwald et al.
patent: 6150866 (2000-11-01), Eto et al.
patent: 6330627 (2001-12-01), Toda
patent: 6449727 (2002-09-01), Toda
patent: 7042268 (2006-05-01), Saeki
patent: 7043657 (2006-05-01), Yang et al.
patent: 7119599 (2006-10-01), Saeki
patent: 0687069 (1995-12-01), None
patent: 1150427 (2001-10-01), None
patent: 05-12223 (1993-01-01), None
International Search Report, mailed Apr. 12, 2006. 4 pages.
Written Opinion of the International Search Authority, mailed Apr. 12, 2006. 7 pages.
Rambus Preliminary Information, Direct RDRAM™ 256/288-Mbit (1M×16/18×16d), Document DL0105, Version 1.1, © Copyright Aug. 2000 Rambus Inc., 2465 Latham Street, Mountain View, CA, USA 94040, Written by: Frederick A. Ware, 72 pages, http://rambus.com/downloads/rdram.256d.0105-1.1.book.pdf.
RDRAM Direct Rambus™ Clock Generator, Document DL0056, Verision 1.3, Preliminary Information, Copyright ® Apr. 2002, Rambus Inc., 4440 El Camino Real, Los Altos, CA, USA 94022, 22 pages, http://rambus.com/downloads/DRCG—d—0056—V1—3.pdf.
Intel® Pentium® 4 processor in the 478-pin Package/Intel® 850 Chipset Family Platform, Design Guide, Jan. 2003, Document No.: 249888-008, pp. 48-55, ftp://download.intel.com/design/Pentium4/guides/24988808.pdf.
PCT Written Opinion for PCT Appln. No. US2005/032927, mailed Apr. 5, 2007 (9 pages).

Affiliated with

Also associated with

Rating

Latency normalization by balancing early and late clocks does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Latency normalization by balancing early and late clocks, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Latency normalization by balancing early and late clocks will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2804008