Latching electronic circuit for random number generation

Details Latching electronic circuit for random number generation Latching electronic circuit for random number generation

2006-10-17

2006-10-17

Malzahn, D. H. (Department: 2193)

Electrical computers: arithmetic processing and calculating

Electrical digital calculating computer

Particular function performed

Reexamination Certificate

active

07124155

ABSTRACT:
A physical random number generator has a bi-stable latch that operates to generate a random number bit in response to a reception of one or more voltage input signals and a clock signal. A voltage source provides the voltage input signal(s) for provoking the bi-stable latch into a metastable state. A clock provides the clock signal for triggering the bi-stable latch. When triggered, the bi-stable latch latches the random number bit as a function of its metastable state provoked by the voltage input signal(s).

REFERENCES:
patent: 4571556 (1986-02-01), Gnerlich et al.
patent: 5153532 (1992-10-01), Albers et al.
patent: 5570307 (1996-10-01), Takahashi
patent: 5596617 (1997-01-01), Wolf et al.
patent: 5606322 (1997-02-01), Allen et al.
patent: 5942902 (1999-08-01), Okayasu
patent: 6046616 (2000-04-01), Chan et al.
patent: 6324558 (2001-11-01), Wilber
patent: 6714955 (2004-03-01), Le Quere
patent: 2001/0005155 (2001-06-01), Smeets
patent: 2002/0124033 (2002-09-01), Takahashi
patent: 0 981 081 (2000-02-01), None
patent: 1 075 084 (2001-02-01), None
patent: WO 99/38069 (1999-07-01), None
patent: WO 01/61854 (2001-08-01), None
By Kinnement D J; Chester E. G: “Design of an on-Chip Random Number Generator Using Metastability” ESSCIRC 2002 Proceedings on the 28thEuropean Solid-State Circuit Conference Sep. 24-26, 2002, pp. 595-598, Firenze, Italy.
Belido M J et al: “A Simple Binary Random Number Generator: New Approaches for CMOS VLSI” Circuits and Systems, 1992., Proceeding of the 35thMidwest Symposium on Washington, DC, USA Aug. 9-12, 1992, New York, NY, USA, IEEE, US.
By Walker S et al: “Evaluating Metastability in Electronic Circuits for Random Number Generation” IEEE Computer Society Workshop VLSI 2001, Aug. 19-20, 2001, pp. 99-101.

Affiliated with

Also associated with

Rating

Latching electronic circuit for random number generation does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Latching electronic circuit for random number generation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Latching electronic circuit for random number generation will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3654448