Miscellaneous active electrical nonlinear devices – circuits – and – Specific signal discriminating without subsequent control – By amplitude
Reexamination Certificate
2002-08-15
2003-11-18
Le, Dinh T. (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Specific signal discriminating without subsequent control
By amplitude
C327S014000
Reexamination Certificate
active
06650149
ABSTRACT:
BACKGROUND OF INVENTION
This invention relates to differential receivers, and more particularly to latched fail-safe circuits for low-voltage differential signaling (LVDS) receivers.
Networking equipment and other electronic systems often transmit signals over cables. Although the cables may be only a few meters in length, a transmission-line effect degrades data quality and transmission rate. Large signal swings also increases electro-magnetic interference (EMI) and system noise. To send signals over these cables, special drivers and receivers have been developed.
The problems of the transmission-line effect have been mitigated with reduced voltage swings. Also, a pair of physical signals driven to opposite states are together used to transmit a single logical signal. Such differential signaling has been used with Emitter-coupled logic (ECL) for many years, and more recently in low-voltage differential signaling (LVDS) drivers and receivers.
LVDS drivers have a pair of outputs that are driven to opposite states. The two outputs are sent separately down the cable to the receiver, and at the far (receiver) end of the cable the lines are connected together by a terminating resistor. A current loop exists from one transmitter output, down the cable, through the terminating resistor, back up the cable to the other line's transmitter output. A voltage drop occurs across the terminating resistor that is sensed by the receiver. However, the voltage difference across the terminating resistor between the two signals is small, perhaps only a few hundred millivolts. Sensitive receivers are needed to detect such a small voltage difference between the two signal lines.
In real-life systems, cables can become disconnected, such as by a network technician when networks are modified, or when a cable fails. The transmitter can also fail or be in a high-impedance output state. At these times, neither output line is driven. The voltage across the terminating resistor drops to near zero. Noise can be coupled into the cable from various sources, and this noise can be picked up by the receiver's differential inputs. The output of the receiver can oscillate or enter an uncertain logic state, even though the differential receiver has common mode rejection. False triggering of receiver logic can occur.
To prevent such problems, fail-safe circuits have been employed. A simply fail-safe circuit uses resistors to connect the differential lines to power and ground.
FIG. 1
shows a prior-art fail-safe circuit that connects the differential inputs to power and ground. Differential amplifier
10
receives a differential pair of input voltages V+, V−, and amplifies the voltage difference between V+ and V− to generate the output VO. Output VO typically is a digital signal driven fully to power and ground.
Sometimes differential inputs V+, V− are not driven by the transmitter, such as when a cable to the transmitter is disconnected, shorted together, or broken, or the transmitter is in a high-impedance state or is non-operational. When not being driven, signals V+, V− can float to indeterminate voltages, and noise can be coupled in. To prevent output VO from being in an indeterminate state, resistors
12
,
14
are added.
Pullup resistor
12
connects differential input V+ to power, while pull-down resistor
14
connects differential input V− to ground. Resistors
12
,
14
have a high resistance, such as hundreds of K-Ohms or more, to minimize any voltage shift to V+, V− during normal operation when driven by the differential transmitter. However, when lines V+, V− are floating, the small current from pullup resistor
12
causes line V+ to rise to the power-supply voltage Vcc, while pull-down resistor
14
produces a small current to pull line V− down to ground. When V+, V− are floating, resistors
12
,
14
ensure that the inputs of differential amplifier
10
are in the 1, 0 logical state, so that output VO is driven high by differential amplifier
10
.
Resistors
12
,
14
have some unwanted disadvantages. When the cable fails by shorting together the two signals V+, V−, the fail-safe circuit does not function properly, since V+ and V− are shorted to the same voltage, and the small currents from resistors
12
,
14
are not able to overcome the larger shorting current. Also, when a terminating resistor (not shown) is coupled between signals V+, V−, this resistor conducts so much more current than resistors
12
,
14
, that V+, V− have the same voltage despite resistors
12
,
14
. Resistors
12
,
14
have resistances of many K-Ohms, while the terminating resistor has a resistance of only 100 Ohms. Thus using pullup and pulldown resistors are not effective with LVDS receivers, which use 100-Ohm terminating resistors.
FIG. 2
shows another prior-art fail-safe circuit. When a 100-Ohm terminating resistor
22
connects V+ to V−, the small current from resistors
12
,
14
is insufficient to create enough voltage drop through terminating resistor
22
. Series resistor
24
is added between V+ and the non-inverting input of differential amplifier
10
, while series resistor
26
is added between V− and the inverting input of differential amplifier
10
. The additional voltage drops through series resistors
24
,
26
creates an additional voltage difference on the inputs to differential amplifier
10
when resistors
12
,
14
supply the small current. This additional voltage difference on the input is enough to drive the VO output of differential amplifier
10
into a high state when a short occurs between V+ and V−.
Unfortunately, the addition of series resistors
24
,
26
increases the R-C delay of the cable driving the inputs of differential amplifier
10
. This additional delay can be significant and is undesirable. Also, the resistance values of series resistors
24
,
26
may introduce an unwanted offset voltage to the inputs of amplifier
10
. s
FIG. 3
shows a prior-art fail-safe circuit using an error-detection logic gate. When an open or a short occur on lines V+, V−, pullup resistor
12
pulls signal V+ high, while pullup resistor
32
pulls signal V− high. Since both lines V+, V− are pulled high by resistors
12
,
32
, no current flows through terminating resistor
22
.
AND gate
30
is coupled to the inverting and non-inverting inputs of differential amplifier
10
. When an open or short occurs and resistors
12
,
32
pull both V+ and V− high, AND gate
30
detects the high-high condition on its inputs and outputs a high to OR gate
40
. OR gate
40
drives its VO output high, since one of its inputs is high. The state of the input from differential amplifier
10
does not matter. Thus any indeterminate state of the output from differential amplifier
10
is masked by OR gate
40
.
A problem can occur during normal operation of differential amplifier
10
. When inputs V+, V− have a high common-mode voltage, AND gate
30
can read the high voltages on V+ and V− as highs, even though enough of a voltage difference exists between V+ and V− to properly operate differential amplifier
10
. For example, when a 3-volt power supply is used, AND gate
30
may detect all input voltages above 2.3 volts as a high voltage. Signals V+, V− may swing between 2.5 and 2.9 volts, having a high common-mode voltage of 2.7 volts. When V+ is 2.5 volts and V− is 2.9 volts, differential amplifier
10
detects and outputs a low during normal operation. However, AND gate
30
sees both inputs V+ and V− above its logic threshold of 2.3 volts, and outputs a high. OR gate
40
then outputs a high despite the low from differential amplifier
10
. Thus the correct outputs signal from differential amplifier
10
is blocked by the false triggering of the fail-safe circuit. Note that this example used a raised threshold of 2.3 volts, co
Auvinen Stuart T.
Le Dinh T.
Pericom Semiconductor Corp.
LandOfFree
Latched active fail-safe circuit for protecting a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Latched active fail-safe circuit for protecting a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Latched active fail-safe circuit for protecting a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3180204