Electrical transmission or interconnection systems – Personnel safety or limit control features – Interlock
Patent
1993-05-18
1994-08-16
Callahan, Timothy P.
Electrical transmission or interconnection systems
Personnel safety or limit control features
Interlock
307303, 257372, 257373, H01L 2702
Patent
active
053389867
ABSTRACT:
A CMOS output circuit including a pMOS transistor and an nMOS transistor connected in series between a power supply voltage and a ground voltage, is formed with a resistive component for reducing occurrence of latch-up. The resistive component is arranged at least one of the sources of the pMOS and nMOS transistors so as to be connected in series with a parasitic bipolar transistor formed between the power supply voltage and the ground voltage through its emitter. The resistive component limits the collector current of the parasitic bipolar transistor at a time that a triggering voltage is applied to an output terminal of the output circuit, so that the parasitic bipolar transistor does not turn on readily, thereby resulting in reduced possibility of occurrence of latch-up.
REFERENCES:
patent: 4288804 (1981-09-01), Kikuchi et al.
patent: 4660067 (1987-04-01), Ebina
patent: 4672584 (1987-06-01), Tsuji et al.
patent: 4691217 (1987-09-01), Ueno et al.
patent: 4717836 (1988-01-01), Doyle
patent: 4893164 (1990-01-01), Shirato
patent: 5041894 (1991-08-01), Reczek et al.
patent: 5105256 (1992-04-01), Koshimaru
patent: 5146113 (1992-09-01), Okada
patent: 5237195 (1993-08-01), Sadamatsu
Callahan Timothy P.
Le Dinh
OKI Electric Industry Co., Ltd.
Rabin Steven M.
LandOfFree
Latch-up resistant CMOS output circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Latch-up resistant CMOS output circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Latch-up resistant CMOS output circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-954437