Latch structures and systems with enhanced speed and reduced...

Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Particular stable state circuit

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C327S215000

Reexamination Certificate

active

06556060

ABSTRACT:

BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates generally to electronic latches.
2. Description of the Related Art
A variety of modern signal-conditioning systems require electronic latches which can be latched to indicate the state of a fluctuating input signal at a selected latch time. Because these systems often process complementary metal-oxide-semiconductor (CMOS) signals and generally include a significant number of latches which operate at high speeds, there is a continuing search for latch structures that provide CMOS-level latch signals but enhance latch speed and reduce current drain.
BRIEF SUMMARY OF THE INVENTION
The present invention is directed to latch structures and systems that realize enhanced latch speed and reduced latch current drain while providing CMOS-level latch signals. These goals are realized with bipolar junction structures and CMOS structures that are arranged to limit latch currents in response to CMOS-level sense signals S
sns
.
The novel features of the invention are set forth with particularity in the appended claims. The invention will be best understood from the following description when read in conjunction with the accompanying drawings.


REFERENCES:
patent: 5625308 (1997-04-01), Matsumoto et al.
patent: 5801565 (1998-09-01), Kuo
patent: 5808514 (1998-09-01), Kolluri
patent: 5825256 (1998-10-01), Tchamov et al.
patent: 6147514 (2000-11-01), Shiratake
patent: 6278308 (2001-08-01), Partovi et al.
patent: 6344761 (2002-02-01), Nishimura et al.
patent: 6404229 (2002-06-01), Barnes
patent: 6472920 (2002-10-01), Cho et al.
Thomas Byunghak Cho, et al., “A 10b, 20Msamples, 35 mW Pipeline A/D Converter”, IEEE Jornal of Solid-State Circuits, vol. 30, No. 3, Mar. 1993.
Andrea Boni, et al., “A 2.5-v BiCMOS Comparator with Current-Mode Interpolation” IEEE Jornal of Solid-State Circuits, vol. 34, No. 6, Jun. 1999.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Latch structures and systems with enhanced speed and reduced... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Latch structures and systems with enhanced speed and reduced..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Latch structures and systems with enhanced speed and reduced... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3065440

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.