Data processing: structural design – modeling – simulation – and em – Simulating electronic device or electrical system – Circuit simulation
Patent
1998-12-16
2000-06-20
Teska, Kevin J.
Data processing: structural design, modeling, simulation, and em
Simulating electronic device or electrical system
Circuit simulation
716 1, 716 3, 716 18, G06F 1750
Patent
active
060773057
ABSTRACT:
A system and method are provided for selectively inferring latch elements in a circuit design from an event-driven hardware description language (HDL) file to an event-independent format. The method includes modeling the file as a plurality of data flow equations, analyzing the plurality of equations for uninitialized variables, and placing a latch at any utilized, uninitialized variable. Control signal information for an inferred latch is also derived during the data flow analysis.
REFERENCES:
patent: 5491640 (1996-02-01), Sharma et al.
patent: 5748488 (1998-05-01), Gregory et al.
patent: 5764951 (1998-06-01), Ly et al.
patent: 5774370 (1998-06-01), Giomi
Szu-Tsung Cheng, et al., "Compiling Verilog Into Automata," Memorandum UCB/ERL M94/37, University of California at Berkeley, 1994.
Ellen M. Sentovich et al., "Sequential Circuit Design Using Synthesis and Optimization," in proceedings of IEEE ICCD, Cambridge, MA, Oct. 11-14, 1992, pp. 328-333.
A. Aziz et al., "HSIS: A BDD-Based Environment for Formal Verification," 31st Design Automation Conference, San Diego, CA, Jun. 6-10, 1994, pp. 454-459.
Szu-Tsung Cheng et al., "Compiling Verilog into Timed Finite State Machines," 1995 IEEE International Verilog HDL Conference, Santa Clara, CA, Mar. 27-29, 1995, pp. 32-39.
Jean G. Vaucher et al., "A Comparison of Simulation Event List Algorithms," Communications of the ACM, April 1975, vol. 18, No. 4, pp. 223-230.
Ernst G. Ulrich, "Event Manipulation for Discrete Simulations Requiring Large Numbers of Events," Communications of the ACM, Sep. 1978, vol. 21, No. 9, pp. 777-785.
Cheng Szu-Tsung
McGeer Patrick C.
Saldanha Alexander
Scaglia Patrick
Cadence Design Systems Inc.
Jones Hugh
Tachner Adam H.
Teska Kevin J.
LandOfFree
Latch inference using dataflow analysis does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Latch inference using dataflow analysis, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Latch inference using dataflow analysis will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1848343