Latch and DFF design with improved soft error rate and a...

Details Latch and DFF design with improved soft error rate and a... Latch and DFF design with improved soft error rate and a...

2011-04-26

2011-04-26

Donovan, Lincoln (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Particular stable state circuit

C327S202000, C327S203000, C327S208000, C327S212000, C327S214000, C327S218000, C326S093000, C326S095000, C326S098000

Reexamination Certificate

active

07932762

ABSTRACT:
A single-path latch, a dual-path latch, a method of operating a DFF and a library of cells. In one embodiment, the single-path latch includes: (1) a passgate coupled to the data input, (2) a feedback path coupled to the passgate, the data output coupled thereto and (3) tristate circuitry coupled to the passgate and having a single transistor pair of opposite conductivity coupled to Boolean logic gates, the Boolean logic gates configured to control operation of the single transistor pair based on the data input and a pulse clock signal to drive the feedbacks path.

REFERENCES:
patent: 6198324 (2001-03-01), Schober

Affiliated with

Also associated with

Rating

Latch and DFF design with improved soft error rate and a... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Latch and DFF design with improved soft error rate and a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Latch and DFF design with improved soft error rate and a... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2644481