Boots – shoes – and leggings
Patent
1997-06-18
2000-01-11
Grant, William
Boots, shoes, and leggings
708190, G06F 1900
Patent
active
06012833&
ABSTRACT:
A method of manufacturing an integration circuit device that includes generating logic library data with respect to a macro that includes a predetermined macro core and boundary cells positioned near input and output terminals of the macro. The logic library data includes delay characteristic data of the boundary cells given as attribute data to the input and output terminals. A logic circuit, that includes a plurality of cells and the macro, is designed, with the cells being connected to the macro core through the boundary cells connected to the input and output terminals. A delay time of the macro is calculated based on the delay characteristic data with respect to the designed logic circuit. A logic simulation on the designed logic circuit is effected based on the calculated delay time.
REFERENCES:
patent: 4849904 (1989-07-01), Aipperspach et al.
patent: 4924430 (1990-05-01), Zasio et al.
patent: 4954953 (1990-09-01), Bush
patent: 5119314 (1992-06-01), Hotta et al.
patent: 5274568 (1993-12-01), Blinne et al.
patent: 5333032 (1994-07-01), Matsumoto et al.
patent: 5363381 (1994-11-01), Hasegawa
patent: 5397749 (1995-03-01), Igarashi
patent: 5515291 (1996-05-01), Omori et al.
patent: 5572437 (1996-11-01), Rostoker et al.
patent: 5617325 (1997-04-01), Schaefer
patent: 5774371 (1998-06-01), Kawakami
Patent Abstracts of Japan; Publication No. 02265268, Publication Date Oct. 30, 1990; Application Date Apr. 5, 1989; Application No. 01087509; (NEC Corp).
Patent Abstracts of Japan; Publication No. 04372169, Publication Date Dec. 25, 1992; Application Date Jun. 21, 1991; Application No. 03150253; (Mitsubishi Electric Corp).
Patent Abstracts of Japan; Publication No. 04345051, Publication Date Dec. 1, 1992; Application Date May 22, 1991; Application No. 03117641; (Toshiba Micro Electron KK).
Patent Abstracts of Japan; Publication No. 07014927, Publication Date Jan. 17, 1995; Application Date Jun. 21, 1993; Application No. 05148974; (Toshiba Micro Electron KK).
Fujitsu Limited
Grant William
Rapp Chad
LandOfFree
Large-scale-integration circuit device and method of manufacturi does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Large-scale-integration circuit device and method of manufacturi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Large-scale-integration circuit device and method of manufacturi will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1457205