Amplifiers – With semiconductor amplifying device – Including differential amplifier
Reexamination Certificate
2006-11-07
2006-11-07
Van Nguyen, Khanh (Department: 2817)
Amplifiers
With semiconductor amplifying device
Including differential amplifier
Reexamination Certificate
active
07132888
ABSTRACT:
An integrated receiver with channel selection and image rejection is substantially implemented on a single CMOS integrated circuit. A receiver front end provides programable attenuation and a programable gain low noise amplifier. LC filters integrated onto the substrate in conjunction with image reject mixers provide image frequency rejection. Filter tuning and inductor Q compensation over temperature are performed on chip. Active filters utilize multi track spiral inductors with shields to increase circuit Q. Frequency planning provides additional image rejection. Local oscillator signal generation methods on chip reduce distortion. A PLL generates needed out of band LO signals. Direct synthesis generates in band LO signals. PLL VCOs are centered automatically. A differential crystal oscillator provides a frequency reference. Differential signal transmission throughout the receiver is used. ESD protection is provided by a pad ring and ESD clamping structure. Shunts utilize a gate boosting at each pin to discharge ESD build up. An IF VGA utilizes distortion cancellation achieved with cross coupled differential pair amplifiers having their Vdsdynamically modified in conjunction with current steering of the differential pairs sources.
REFERENCES:
patent: 3931583 (1976-01-01), Gilbert
patent: 4147971 (1979-04-01), Price
patent: 4211975 (1980-07-01), Kuroda
patent: 4545076 (1985-10-01), Biard et al.
patent: 4789976 (1988-12-01), Fujishima
patent: 4795923 (1989-01-01), Dobos
patent: 4818903 (1989-04-01), Kawano
patent: 4903329 (1990-02-01), Marik et al.
patent: 5006727 (1991-04-01), Ragosch et al.
patent: 5031233 (1991-07-01), Ragan
patent: 5077541 (1991-12-01), Gilbert
patent: 5157350 (1992-10-01), Rubens
patent: 5329143 (1994-07-01), Chan et al.
patent: 5371475 (1994-12-01), Brown
patent: 5428829 (1995-06-01), Osburn et al.
patent: 5446311 (1995-08-01), Ewen et al.
patent: 5483207 (1996-01-01), Gabara
patent: 5581213 (1996-12-01), Linder et al.
patent: 5587688 (1996-12-01), Mulbrook
patent: 5642077 (1997-06-01), Nagaraj
patent: 5682119 (1997-10-01), Soda
patent: 5715012 (1998-02-01), Patel et al.
patent: 5717243 (1998-02-01), Lowther
patent: 5737035 (1998-04-01), Rotzoll
patent: 5739587 (1998-04-01), Sato
patent: 5768700 (1998-06-01), Kardontchik
patent: 5825600 (1998-10-01), Watt
patent: 5828589 (1998-10-01), Degenhardt
patent: 5874857 (1999-02-01), Roth et al.
patent: 5955921 (1999-09-01), Ide et al.
patent: 6011437 (2000-01-01), Sutardja et al.
patent: 6072366 (2000-06-01), Maeda et al.
patent: 6087899 (2000-07-01), Kubota
patent: 6163215 (2000-12-01), Shibata et al.
patent: 6445039 (2002-09-01), Woo et al.
patent: 6525609 (2003-02-01), Behzad
patent: 6759904 (2004-07-01), Behzad
patent: 3723778 (1988-01-01), None
patent: 19506324 (1995-10-01), None
patent: 0 365 085 (1990-04-01), None
patent: 0 393 717 (1990-10-01), None
patent: 0 431 887 (1991-06-01), None
patent: 0 535 536 (1993-04-01), None
patent: 0 601 560 (1994-06-01), None
patent: 0 780 853 (1997-06-01), None
patent: 0 809 351 (1997-11-01), None
patent: 62154607 (1987-07-01), None
patent: 97/09786 (1997-03-01), None
patent: 97/32393 (1997-09-01), None
patent: 98/50956 (1998-11-01), None
Gilbert, B., “A Low-Noise Wideband Variable-Gain Amplifier Using an Interpolated Ladder Attenuator,” IEEE International Solid-State Circuits Conference, US, New York, No. 34, Feb. 1991, pp. 280-281 and p. 330.
Leung, L., Buchwald, A., “10-MHz 60-dB Dynamic-Range 6-dB Variable Gain Amplifier,” IEEE, 1997, pp. 173-176.
Poole, S., Surace, G., Singh, B., Dyer, N., “A CMOS Subscriber Line Audio Processing Circuit Including Adaptive Balance,” IEEE International Symposium on Circuits and Systems, Finland, Espoo, vol. 2 of 3, Jun. 7-9, 1988, pp. 1931-1934.
Mensink, et al., “A CMOS “Soft-Switched” Transconductor and Its Application in Gain Control and Filters,” IEEE Journal of Solid-State Circuits, Jul. 1997, vol. 32, No. 7, pp. 989, 998.
Burghartz et al., “High-Q Inductors in Standard Silicon Interconnect Technology and its Application to an Integrated RF Power Amplifier,” IBM T.J. Watson Research Center, Yorktown Heights, New Jersey, 1995, 3 pages.
Craninckx et al., “A 1.8-Ghz Low-Phase-Noise CMOS VCO Using Optimized Hollow Spiral Inductors,” IEEE Journal of Solid-State Circuits, vol. 32, No. 5, May 1997, pp. 736-744.
Long et al., “The Modeling Charcaterization, and Design of Monolithic Inductors for Silicon RF IC's,” IEEE Journal of Solid-State Circuits, vol. 32, No. 3, Mar. 1997, pp. 357-369.
Yue et al., “On-Chip Spiral Inductors with Patterned Ground Shields for Si-Based RF IC's,” IEEE Journal of Solid-State Circuits, vol. 33, No. 5, May 1998, pp. 743-751.
U.S. Appl. No. 09/573,356, Khorramabadi, filed Mar. 17, 2000.
Broadcom—Corporation
Nguyen Khanh Van
Sterne Kessler Goldstein & Fox P.L.L.C.
LandOfFree
Large gain range, high linearity, low noise MOS VGA does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Large gain range, high linearity, low noise MOS VGA, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Large gain range, high linearity, low noise MOS VGA will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3654533