Large fault tolerant packet switch particularly suited for async

Details Large fault tolerant packet switch particularly suited for async Large fault tolerant packet switch particularly suited for async

1990-12-18

1992-07-14

Olms, Douglas W.

Multiplex communications

Wide area network

Packet switching

370 60, 370 852, H04J 316

Patent

active

051309840

ABSTRACT:
Apparatus, and accompanying methods for use therein, for a large (e.g. approximately 1 Terabit/second), fault tolerant packet switch (200), particularly suited for asynchronous mode transfer (ATM) communication, which utilizes cell address look-ahead in conjunction with parallel planes of self-routing cross-points (550), staggered time phased contention resolution and shared memory based input and output modules (260 and 270, respectively). An ATM cell applied to an input port of an interface module contains a data field and a virtual channel identifier (VCI) field. The VCI is translated by the interface module into a new VCI, to identify an output of the virtual channel for the switch and appends to the cell an additional routing header which will be used strictly for internal use in routing the entire cell through the switch and which includes distinct first and second portions.

REFERENCES:
patent: 4503533 (1985-03-01), Tobagi et al.
patent: 4516238 (1985-05-01), Huang et al.
patent: 4630260 (1986-12-01), Toy et al.
patent: 4692917 (1987-09-01), Fujioka
patent: 4817084 (1989-03-01), Arthurs et al.
patent: 4899334 (1990-02-01), Shimizu
patent: 4899335 (1990-02-01), Johnson, Jr. et al.
patent: 4907253 (1990-03-01), Watrous
patent: 4910730 (1990-03-01), Day, Jr. et al.
patent: 5001706 (1991-03-01), Dighe et al.
H. Uematsu et al. "A Cell-based Cross-Connect Switch for ATM Broadband Networks," Singapore International Conference on Networks, 1989, pp. 1-6.
A. Cisneros, "Large Packet Switch and Contention Resolution Device", Proceedings of the XIII International Switching Symposium 1990, Stockholm, Sweden, May 27-Jun. 1, 1990, Paper 14, vol. III, pp. 77-83.
K. Y. Eng et al, "A Modular Broadband (ATM) Switch Architecture with Optimum Performance", Proceedings of the XIII International Symposium 1990, Stockholm, Sweden, May 27-Jun. 1, 1990, vol. IV, pp. 1-6.
J. N. Giacopelli et al, "Sunshine: A High Performance Self-Routing Broadband Packet Switch Architecture", Proceedings of the XIII International Switching Symposium 1990, Stockholm, Sweden, May 27-Jun. 1, 1990, Paper 21, vol. III, pp. 123-129.
T. T. Lee et al, "A Broadband Optical Multicast Switch", Proceedings of the XIII International Switching Symposium 1990, Stockholm, Sweden, May 27-Jun. 1, 1990, vol. III, pp. 7-13.
Y. Sakurai et al, "Large Scale ATM Multi-Stage Switching Network with Shared Buffer Memory Switches", Proceedings of the XIII International Switching Symposium 1990, Stockholm, Sweden, May 27-Jun. 1, 1990, vol. IV, pp. 121-126.
H. Obara et al, "Self-Routing Space Switch Network Comprising Fast and Uniform Switch Elements", Electronics Letters, Mar. 15, 1990, vol. 26, No. 6, pp. 352-353.
M. Akata et al, "A 250 Mb/s 32.times.32 CMOS Crosspoint LSI for ATM Switching Systems", Digest of Technical Papers for the 1990 IEEE International Solid State Circuits Conference, Feb. 1990, pp. 30-31.
T. T. Lee, "A Modular Architecture for Very Large Packet Switches", Proceedings of IEEE Globecom '89, Dallas, Texas, Nov. 1989, pp. 1801-1809.
H. Ahmadi et al, "A Survey of Modern High-Performance Switching Techniques", IEEE Journal on Selected Areas in Communications, vol. 7, No. 7, Sep. 1989, pp. 1091-1103.
R. J. Baumert et al, "A Monolithic 50-200 MHz CMOS Clock Recovery and Retiming Circuit", Proceedings of the IEEE 1989 Custom Integrated Circuits Conference, pp. 14.5.1-14.5.4.
H. Kuwahara et al, "A Shared Buffer Memory Switch for an ATM Exchange", International Conference on Communications--ICC '89, Boston, 1989, pp. 4.4.1-4.4.5.
P. Newman, "A Fast Packet Switch for the Integrated Services Backbone Network", IEEE Journal on Selected Areas in Communications, vol. 6, No. 9, Dec. 1988, pp. 1468-1479.
B. Bingham et al, "Reservation-Based Contention Resolution Mechanism for Batcher-Banyan Packet Switches", Electronics Letters, Jun. 23, 1988, vol. 24, No. 13, pp. 772-773.
S. R. Li, "Theory of Periodic Contention and Its Application to Packet Switching", Proceedings of the Seventh Annual Joint Conference of the IEEE Computer and Communications Societies--Infocom '88, pp. 4A.1.1-4A.1.6.

Affiliated with

Also associated with

Rating

Large fault tolerant packet switch particularly suited for async does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Large fault tolerant packet switch particularly suited for async, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Large fault tolerant packet switch particularly suited for async will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-341538