Static information storage and retrieval – Addressing – Plural blocks or banks
Reissue Patent
2011-08-30
2011-08-30
Nguyen, VanThu (Department: 2824)
Static information storage and retrieval
Addressing
Plural blocks or banks
C365S051000, C365S063000, C365S189011, C365S189020, C365S189040, C365S230010
Reissue Patent
active
RE042659
ABSTRACT:
A semiconductor memory such as a dynamic RAM having memory mats each divided into a plurality of units or sub-memory mats. Each sub-memory mat comprises: a memory array having sub-word lines and sub-bit lines intersecting orthogonally and dynamic memory cells located in lattice fashion at the intersection points between the intersecting sub-word and sub-bit lines; a sub-word line driver including unit sub-word line driving circuits corresponding to the sub-word lines; a sense amplifier including unit amplifier circuits and column selection switches corresponding to the sub-bit lines; and sub-common I/O lines to which designated sub-bit lines are connected selectively via the column selection switches. The sub-memory mats are arranged in lattice fashion. Above the sub-memory mats is a layer of: main word lines and column selection signal lines intersecting orthogonally, the main word lines having a pitch that is an integer multiple of the pitch of the sub-word lines, the column selection signal lines having a pitch that is an integer multiple of the pitch of the sub-bit lines; and main common I/O lines to which designated sub-common I/O lines are connected selectively.
REFERENCES:
patent: 4590588 (1986-05-01), Itoh et al.
patent: 4658377 (1987-04-01), McElroy
patent: 4939696 (1990-07-01), Katsuo et al.
patent: 5140550 (1992-08-01), Miyaoka et al.
patent: 5172335 (1992-12-01), Sasaki et al.
patent: 5262999 (1993-11-01), Etoh et al.
patent: 5274595 (1993-12-01), Seok et al.
patent: 5282175 (1994-01-01), Fujita et al.
patent: 5291432 (1994-03-01), Furutani
patent: 5297102 (1994-03-01), Tanizaki
patent: 5301142 (1994-04-01), Suzuki et al.
patent: 5301143 (1994-04-01), Suzuki et al.
patent: 5404338 (1995-04-01), Murai et al.
patent: 5406526 (1995-04-01), Sugibayashi et al.
patent: 5414660 (1995-05-01), Sugibayashi et al.
patent: 5448516 (1995-09-01), Tsukikawa et al.
patent: 5448520 (1995-09-01), Shimohigashi et al.
patent: 5471430 (1995-11-01), Sawada et al.
patent: 5590086 (1996-12-01), Park et al.
patent: 5604697 (1997-02-01), Takahashi et al.
patent: 5734619 (1998-03-01), Numata et al.
patent: 5777942 (1998-07-01), Dosaka et al.
patent: 6307217 (2001-10-01), Ikeda et al.
patent: 6754126 (2004-06-01), Yamaguchi et al.
patent: A-1-245489 (1989-09-01), None
patent: 2-18784 (1990-01-01), None
patent: A-2-18785 (1990-01-01), None
patent: 2-143982 (1990-06-01), None
patent: A-2-158995 (1990-06-01), None
patent: 2-246089 (1990-10-01), None
patent: 3-154287 (1991-07-01), None
patent: A-4-59712 (1992-09-01), None
patent: 05-062467 (1993-03-01), None
patent: 5-546634 (1993-03-01), None
patent: A-5-54634 (1993-03-01), None
patent: 5-226613 (1993-09-01), None
patent: 5-234362 (1993-09-01), None
patent: 6-195966 (1994-07-01), None
patent: 6-196656 (1994-07-01), None
patent: 6-318391 (1994-11-01), None
Sugibayashi et al, “A 30-ns 256-Mb DRAM With A Multidivided Array Structure,” IEEE Journal of Solid State Circuits, vol. 28, No. 11, Nov. 1993. (pp. 1092-1098).
Akiba Takesada
Kawase Yasushi
Kitsukawa Goro
Nakamura Masayuki
Takahashi Tsugio
Marger & Johnson & McCollom, P.C.
Nguyen Vanthu
LandOfFree
Large-capacity semiconductor memory with improved layout for... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Large-capacity semiconductor memory with improved layout for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Large-capacity semiconductor memory with improved layout for... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2655442