Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Of specified material other than unalloyed aluminum
Reexamination Certificate
2006-09-29
2009-06-16
Parekh, Nitin (Department: 2811)
Active solid-state devices (e.g., transistors, solid-state diode
Combined with electrical contact or lead
Of specified material other than unalloyed aluminum
C257S751000, C257S762000, C257S764000, C257S766000, C257SE21585, C438S653000, C438S654000
Reexamination Certificate
active
07547972
ABSTRACT:
The laminated structure includes a substrate of low dielectric constant material of silicon compound and an electroless copper plating layer laminated thereon with a barrier layer. The barrier layer is interposed between the substrate and the copper layer, and the barrier layer is formed by electroless plating. And the laminated structure is characterized in that the barrier layer is formed on the substrate with a monomolecular layer of organosilane compound and a palladium catalyst which are interposed between the substrate and the barrier layer, the palladium catalyst modifies the terminal, adjacent to the barrier layer, of the monomolecular layer, and the barrier layer includes an electroless NiB plating layer which is disposed on the substrate side, and a electroless CoWP plating layer.The present invention makes it possible to coat the low dielectric constant material of silicon compound in a simple all-wet process with a firmly adhering barrier layer and an electroless copper plating layer as the wiring layer. the advantage of requiring. Thus, the laminated structure formed in this way includes a substrate of low dielectric constant material of silicon compound, a barrier layer, and a copper layer as the wiring layer formed by electroless plating, which firmly adhere to one another. In addition, the laminated structure is suitable for the copper wiring in a ULSI, particularly the one which is to be formed in a narrower trench than conventional one.
REFERENCES:
patent: 5830563 (1998-11-01), Shimoto et al.
patent: 6153935 (2000-11-01), Edelstein et al.
patent: 6479384 (2002-11-01), Komai et al.
patent: 7341946 (2008-03-01), Kailasam et al.
patent: 2004/0126548 (2004-07-01), Ueno et al.
patent: 2005/0110149 (2005-05-01), Osaka et al.
patent: 2006/0175708 (2006-08-01), Ueno
patent: 2006/0251800 (2006-11-01), Weidman et al.
patent: 2006/0252252 (2006-11-01), Zhu et al.
patent: 2003-51538 (2003-02-01), None
patent: 2005-142534 (2005-06-01), None
Shacham-Diamand et al., Integrated electroless metallization for ULSI, Depart. of Physical Electronics, Enginnering Faculty, Tel-Aviv Univ., Electrochimica Acta 44, pp. 3639-3649, 1999.
Petrov et al., Electrochemical Study of the Electroless Deposition of Co(P) and Co(W, P) Alloys, Journal of The Electrochemical Society, 149 (4) C187-C194, 2002.
Yoshino et al., All-wet fabrication process for ULSI interconnect technologies, Electrochimica Acta 51, pp. 916-920, 2005.
Osaka Tetsuya
Yoshino Masahiro
Birch & Stewart Kolasch & Birch, LLP
Parekh Nitin
Waseda University
LandOfFree
Laminated structure, very-large-scale integrated circuit... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Laminated structure, very-large-scale integrated circuit..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Laminated structure, very-large-scale integrated circuit... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4110555