Electricity: conductors and insulators – Conduits – cables or conductors – Preformed panel circuit arrangement
Reexamination Certificate
1999-06-28
2002-12-10
Talbott, David L. (Department: 2827)
Electricity: conductors and insulators
Conduits, cables or conductors
Preformed panel circuit arrangement
C174S256000, C174S257000, C174S258000, C174S263000, C174S264000, C174S266000, C257S698000, C257S701000, C257S702000, C257S737000, C257S774000
Reexamination Certificate
active
06492600
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Technical Field
The present invention relates to interconnect structures, and more specifically relates to a receptor pad for use in a chip carrier package.
2. Prior Art
Forming electrical connections between components remains an ongoing challenge in the electronics industry. As sizes decrease, more precision and smaller interconnections are required when attaching components to circuit boards, planar surfaces, substrates, and the like (collectively referred to herein as “landing areas”). While soldering techniques are widely available to connect components, the ability to provide landing areas with small and reliable receptor pads becomes increasingly difficult.
One particular application that utilizes high density interconnections involves integrated circuit (IC) chip packaging. An IC chip package comprises a relatively small IC device encapsulated in a larger package, which is more suitable for use in the industry. The “larger” IC chip package includes external connectors (e.g., a ball grid array) suitable for electrical communication with a traditional circuit board. Conversely, the smaller IC device, which comprises much smaller connectors, resides within the IC chip package on a landing area or laminate. Thus, the IC chip package must provide a relatively small landing area as well as a system for internally routing signals between external package connectors and internal IC device connectors.
In order to achieve this redirection of signals, a landing area comprised of a circuitized substrate or laminate is provided having a set of internal (high density) receptor pads. Circuit lines within the substrate route the signals from external connectors, which are in communication with external devices, to the receptor pads on a landing area, which connect with the IC device. Connection between the landing area and IC device is generally achieved by soldering. Solder techniques are well known in the art and examples are found in U.S. Pat. No. 5,597,469 issued on Jan. 28, 1997 to Carey et al., and assigned to International Business Machines.
As noted, given the trend towards smaller IC devices, the circuitized substrate must provide a high number of receptor pads in a very small surface area. This is becoming more difficult to achieve with present design techniques. Specifically, because solder cannot wet down onto non-metal and/or organic materials, receptor pads must be designed with an adequate metal surface to ensure attachment. If such a surface is not provided, solder often fails to properly wet the pads and becomes inadvertently removed from the pad during subsequent reflow and wash processes. The most common pad structure to ensure adequate metal surface comprises a “dog bone” structure that utilizes a flat pad attached to an adjacent via. Unfortunately, these structures take up a lot of surface area.
Thus, a need exists to provide a receptor pad that can reliably receive solder without requiring an extensive amount of surface area. All of the aforementioned references are hereby incorporated by reference.
SUMMARY OF THE INVENTION
The present invention provides a method for forming a receptor pad on a laminate, comprising the steps of: providing a circuitized substrate that includes a surface having a conductive element; mounting an external dielectric layer (EDL) on the surface; forming an opening in the EDL to expose the conductive element and create a microvia; treating an interior side wall surface of the microvia to promote copper adhesion; and electroplating the microvia with copper.
Once the microvia is electroplated, a resist process is used to define and finalize the receptor pad. Thereafter, a wet solder paste may be deposited on the receptor pads followed by a reflowing and washing step to create a reliable solder bump.
The invention also comprises a laminate having a receptor pad formed thereon, comprising: a circuitized substrate having a conductive element on a surface; an EDL mounted on the circuitized substrate, the EDL having an opening positioned above the conductive element to form a microvia; and an electroplated layer deposited within the microvia.
It is therefore an advantage of the present invention to provide a microvia structure that can be used as a receptor pad and directly receive a solder deposit.
It is therefore a further advantage of the present invention to provide higher density surface mounting technology by eliminating the need for dog bones and the like.
It is therefore a further advantage of the present invention to provide a microvia that allows solder to reliably wet thereon.
REFERENCES:
patent: 4246595 (1981-01-01), Noyori et al.
patent: 4554229 (1985-11-01), Small, Jr.
patent: 4967314 (1990-10-01), Higgins, III
patent: 5047114 (1991-09-01), Frisch et al.
patent: 5269880 (1993-12-01), Jolly et al.
patent: 5277929 (1994-01-01), Seki et al.
patent: 5326671 (1994-07-01), Brown et al.
patent: 5401913 (1995-03-01), Gerber et al.
patent: 5473120 (1995-12-01), Ito et al.
patent: 5509557 (1996-04-01), Jimarez et al.
patent: 5557844 (1996-09-01), Bhatt et al.
patent: 5597469 (1997-01-01), Carey et al.
patent: 5662987 (1997-09-01), Mizumoto et al.
patent: 5685070 (1997-11-01), Alpaugh et al.
patent: 5758413 (1998-06-01), Chong et al.
patent: 5798563 (1998-08-01), Feilchenfeld et al.
patent: 5847327 (1998-12-01), Fischer et al.
patent: 5958600 (1999-09-01), Sotokawa et al.
patent: 6002172 (1999-12-01), Desai et al.
patent: 6005198 (1999-12-01), Gregoire
patent: 6046909 (2000-04-01), Joy
patent: 6052287 (2000-04-01), Palmer et al.
patent: 6115911 (2000-09-01), Liaw
patent: 6127633 (2000-10-01), Kinoshita
patent: 6127726 (2000-10-01), Bright et al.
patent: 6143401 (2000-11-01), Fischer et al.
patent: 6178093 (2001-01-01), Bhatt et al.
patent: 6184589 (2001-02-01), Budnaitis et al.
patent: 6204456 (2001-03-01), Lauffer et al.
patent: 6228511 (2001-05-01), Sachdev et al.
patent: 6251502 (2001-06-01), Yasue et al.
patent: 6261946 (2001-07-01), Iacoponi et al.
patent: 6326555 (2001-12-01), McCormack et al.
patent: 6420018 (2002-07-01), Inoue et al.
Electronic Materials and Processes Handbook, 2ndedition, Harper & Sampson, eds., McGraw-Hill, Inc., publ., 1994, section 9.2.5, pp. 9.10-9.11.*
“High Performance Carrier Technology: Materials And Fabrication”, by Light et al, 1993 International Electronics Packaging Conference, San Diego, California, vol. One.
“High Performance Carrier Technology”, by Heck et al, 1993 International Electronics Packaging Conference, San Diego, California, vol. One.
“Process Considerations in the Fabrication of Teflon Printed Circuit Boards”, by Light et al, 1994 Proceedings, 44 Electronic Components & Technology Conference, May 1994.
Lawson et al., “Screen Stencils with Improved Release Properties,” IBM Technical Diclosure Bulletin, vol. 37, No. 06A, pp. 441-442, Jun. 1994.
Jimarez Miguel A.
Keesler Ross W.
Markovich Voya R.
Rai Rajinder S.
Tytran-Palomaki Cheryl L.
Fraley Lawrence R.
Schmeiser Olsen & Watts
Talbott David L.
Vigushin John B.
LandOfFree
Laminate having plated microvia interconnects and method for... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Laminate having plated microvia interconnects and method for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Laminate having plated microvia interconnects and method for... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2988734