Television – Image signal processing circuitry specific to television – Dc insertion
Reexamination Certificate
2006-09-12
2006-09-12
Hsia, Sherrie (Department: 2622)
Television
Image signal processing circuitry specific to television
Dc insertion
C348S689000, C348S684000
Reexamination Certificate
active
07106387
ABSTRACT:
The keyed clamp circuit of this invention has the clamp circuit for clamping the video signal including the equalizing pulse and the vertical synchronization signal based on the clamp pulse, the synchronization signal separation circuit for separating the synchronization signal from the video signal clamped by the clamp circuit, and the clamp pulse generation circuit for generating the clamp pulse based on the synchronization signal from the synchronization signal separation circuit. The clamp pulse for the equaling pulse with a pulse width, which is shorter during the equalizing pulse period compared to the pulse width during the vertical synchronization signal period, is generated. The clamp pulse can be generated based on the equalizing pulse and the vertical synchronization signal, performing the keyed clamping on the video signal even during the blanking pulse period.
REFERENCES:
patent: 5231507 (1993-07-01), Sakata et al.
patent: 5280356 (1994-01-01), Hiramatsu et al.
patent: 5461489 (1995-10-01), Ohara et al.
Hsia Sherrie
Morrison & Foerster / LLP
Sanyo Electric Co,. Ltd.
LandOfFree
Keyed clamp circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Keyed clamp circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Keyed clamp circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3577175