Patent
1985-09-12
1989-01-31
James, Andrew J.
357 15, 357 2312, H01L 2980
Patent
active
048019879
ABSTRACT:
A gallium arsenide field effect transistor having a gate electrode of an alloy type p-n junction comprises source and drain electrodes formed on an n-type gallium arsenide region, a gate electrode of metal such as zinc or cadmium or an alloy of zinc or cadmium and gold, silver, tin or indium formed between the source and drain electrodes on the gallium arsenide region and serving as an impurity to the n-type gallium arsenide region, a p-type region being formed immediately beneath the gate electrode in the n-type gallium arsenide region. The above described field effect transistor is manufactured by the steps of: forming a source and drain electrodes on the n-type gallium arsenide region, depositing the gate electrode of the said metal or alloy, and heating the gallium arsenide region at the temperature lower than the melting point of the metal or the alloy, thereby to form the p-type region immediately beneath the gate electrode.
REFERENCES:
patent: 2825822 (1958-03-01), Huang
patent: 2826696 (1958-03-01), Suran
patent: 2829075 (1958-04-01), Pankove
patent: 2832898 (1958-04-01), Camp
patent: 2836797 (1958-05-01), Ozarow
patent: 2887415 (1959-05-01), Stevenson
patent: 3615938 (1971-10-01), Tsai
patent: 4163984 (1979-08-01), Pucel
patent: 4183033 (1980-01-01), Rees
Leheny et al., "An In.sub.0.53 Ga.sub.0.47 As Junction Field-Effect Transistor," IEEE Electron Device Letters, vol. EDl 1, No. 6, Jun. 1980, pp. 110-111.
DiLorenzo et al., "GaAs+FET=Improved Microwave Systems," Bell Labs, Rec. (USA), vol. 56, No. 8, Sep. 1978, pp. 209-215.
Zvleeg et al., "Femto-Joule, High-Speed Planar GaAs E-JFET Logic," Technical Digest of Iedm, 1977 (International Electron Devices Meeting) pp. 198-200.
Fully Ion Implanted Planar GaAs E-JFET Process, G. L. Troeger, A. F. Behle, P. E. Friebertsauser, K. L. Hu and S. H. Watanabe, McDonnell Douglas Astronautics Company, Huntington Beach, California 92647, International Electron Devices Meeting, 1979, Washington, D.C., Dec. 3-5, pp. 497, 498 and 500.
"GaAs+FET=Improved Microwave Systems," DiLorenzo et al., Bell Labs Rec., vol. 56, No. 8, Sep. 1978, pp. 209-215.
Vodicka et al., "Ion Implanted GaAs Enhancement Mode JFET's," Tech. Digest of IEDM 1975, pp. 625-628.
Mitsui Yasuo
Otsubo Mutsuyuki
James Andrew J.
Mintel William A.
Mitsubishi Denki & Kabushiki Kaisha
LandOfFree
Junction type field effect transistor with metallized oxide film does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Junction type field effect transistor with metallized oxide film, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Junction type field effect transistor with metallized oxide film will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-180676