Pulse or digital communications – Synchronizers – Synchronizing the sampling time of digital data
Reexamination Certificate
2006-04-04
2006-04-04
Phu, Phuong (Department: 2631)
Pulse or digital communications
Synchronizers
Synchronizing the sampling time of digital data
C375S233000, C375S232000, C375S376000, C375S375000
Reexamination Certificate
active
07023941
ABSTRACT:
An apparatus and method for jointly equalizing a return to zero (RZ) signal and detecting timing errors in the RZ signal, using values or indices from equalizer taps, including a set reference tap that does not shift. A timing error detector detects a timing error based on a group delay measured from the equalizer tap information, and then adjustment circuitry modifies samples of the received RZ signal prior to their equalization to offset that timing error. Methods of modifying the samples to offset the timing error include adjusting the timing of the sampler, or adjusting the sampled data using intermediate, interpolated samples generated by a timing interpolation filter.
REFERENCES:
patent: 4004226 (1977-01-01), Qureshi et al.
patent: 4334313 (1982-06-01), Gitlin et al.
patent: 4411000 (1983-10-01), Kustka
patent: 4815103 (1989-03-01), Cupo et al.
patent: 5031197 (1991-07-01), Hespelt et al.
patent: 5581585 (1996-12-01), Takatori et al.
patent: 5825818 (1998-10-01), Kaku et al.
patent: 5862191 (1999-01-01), Moridi
patent: 6803966 (2004-10-01), Hong
patent: 2003/0021370 (2003-01-01), Menkhoff
patent: 0 599 311 (1994-01-01), None
Proakis, J. G., Digital Communications, 3rdEdition, McGraw-Hill, 1995.
Goldberg, B., Digital Frequency Synthesis Demystified, LLH Technology Publishing, Eagle Rock, Virginia, 1999.
Razavi, Behzad, Design of Monolithic Phase-Locked Loops and Clock Recovery Circuits—A Tutorial. Monolithic Phase-Locked Loops and Clock Recovery Circuits. Ed. Behzad Razavi. IEEE Press, New York, 1996. 1-39.
Near-optimal PLL design for decision-feedback carrier and timing recovery, Yaniv, O.; Raphaeli, D., Communications, IEEE Transactions on, vol.: 49 Issue: 9, Sep. 2001, pp. 1669-1678.
Use of adaptive filter for timing recovery for data storage channels, Yifei Yuan; Kumar, B.V.K.V., Communications, 2000. ICC 2000. 2000 IEEE International Conference on, vol.: 1, 2000, pp. 94-98 vol. 1.
Symbol synchronization using signal samples and interpolation, Armstrong, J.; Strickland, D., Communications, IEEE Transactions on, vol.: 41 Issue: 2, Feb. 1993, pp. 318-321.
Blind algorithms for joint clock recovery and baseband combining in digital radio, Guglielmi, F.; Luschi, C.; Spalvieri, A., Radio Relay Systems, 1993., Fourth European Conference on, 1993, pp. 279-286.
Timing recovery for adaptive decision feedback equalization of the magnetic storage channel, Abbott, W.L.; Cioffi, J.M., Global Telecommunications Conference, 1990, and Exhibition. ‘Communications: Connecting the Future’, GLOBECOM '90., IEEE, 1990, pp.: 1794-1799 vol. 3.
Chana Jatinder Singh
Gay Jonathan Robert
Katic Ognjen
Lau Terence K. W.
Lye William Michael
Oyen Wiggs Green & Mutala
Phu Phuong
PMC-Sierra Inc.
LandOfFree
Joint equalization and timing acquisition for RZ signals does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Joint equalization and timing acquisition for RZ signals, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Joint equalization and timing acquisition for RZ signals will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3598801