Pulse or digital communications – Testing – Phase error or phase jitter
Reexamination Certificate
2005-11-10
2010-02-23
Ghayour, Mohammad H (Department: 2611)
Pulse or digital communications
Testing
Phase error or phase jitter
C375S371000, C702S069000, C324S750010, C324S755090, C324S759030, C324S763010, C324S764010
Reexamination Certificate
active
07668235
ABSTRACT:
A method of jitter measurement is provided and includes sampling a device-under-test (DUT) output signal, having a repeating pattern, using an asynchronous clock over a desired period of time and mapping the samples onto a single period of the repeating pattern. Each period of the repeating pattern is sampled at least twice. A sampling frequency of the asynchronous clock is based on user inputs. Sampling the DUT signal comprises capturing logical state information representing each edge of a single period of the DUT signal at least once. The method further includes, separating the samples into subsets and mapping the sample subsets onto a single period of the repeating pattern wherein the samples within a particular subset are mapped to a set of times which are in the same order as in which the samples were obtained, processing the samples within each subset independently of samples in other subsets, and combining results of the processed subsets and processing the combined results of the subsets.
REFERENCES:
patent: 4660197 (1987-04-01), Wrinn et al.
patent: 5604751 (1997-02-01), Panis
patent: 5673272 (1997-09-01), Proskauer et al.
patent: 5938780 (1999-08-01), Panis
patent: 6609077 (2003-08-01), Brown et al.
patent: 6819192 (2004-11-01), Gauthier et al.
patent: 7401272 (2008-07-01), Birk et al.
patent: 2004/0260492 (2004-12-01), Halle et al.
patent: 2005/0086016 (2005-04-01), Viss
patent: 2005/0149801 (2005-07-01), Oshima
patent: 2006/0149492 (2006-07-01), Guidry
patent: 0212909 (2002-02-01), None
Hong et al. (“An Efficient Random Jitter Measurement Technique Using Fast Comparator Sampling,” VLSI Test Symposium, 2005. Proceeding. 23rd IEEE May 1-5, 2005, pp. 123-130).
Hong, D., “An Efficient Random Jitter Measurement Technique Using Fast Comparator Sampling”, May 2005, VLSI Test Symposium 2005, 23rd. p. 123-130.
Hong et al., “An Efficient Random Jitter Measurement Techinique Using Fast Comparator Sampling”, “23rd IEEE VLSI Test Symposium”, 2005, pp. 123-130, Publisher: IEEE, Published in: Piscataway, NJ.
“Understanding and Characterizing Timing Jitter”, “www.tektronix.com/jitter”, 2003, pp. 1-24, Publisher: Tektronix.
Munroe Steve
Pane John
Panis Michael
Ahn Sung
Fogg & Powers LLC
Ghayour Mohammad H
Teradyne
LandOfFree
Jitter measurement algorithm using locally in-order strobes does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Jitter measurement algorithm using locally in-order strobes, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Jitter measurement algorithm using locally in-order strobes will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4166364