Data processing: software development – installation – and managem – Software program development tool – Translation of code
Reexamination Certificate
2007-05-29
2007-05-29
Nguyen-Ba, Anthony (Department: 2192)
Data processing: software development, installation, and managem
Software program development tool
Translation of code
C717S118000, C717S148000, C712S041000
Reexamination Certificate
active
09687777
ABSTRACT:
A hardware Java™ accelerator is comprised of a decode stage and a microcode stage. Separating into the decode and microcode stage allows the decode stage to implement instruction level parallelism while the microcode stage allows the conversion of a single Java™ bytecode into multiple native instructions. A reissue buffer is provided which stores the converted instructions and reissues them when the system returns from an interrupt. In this manner, the hardware accelerator need not be flushed upon an interrupt A native PC monitor is also used. While the native PC is within a specific range, the hardware accelerator is enabled to convert the Java™ bytecodes into native instructions. When the native PC is outside the range, the hardware accelerator is disabled and the CPU operates on native instructions obtained from the memory.
REFERENCES:
patent: 3889243 (1975-06-01), Drimak
patent: 4236204 (1980-11-01), Groves
patent: 4524416 (1985-06-01), Stanley et al.
patent: 4587612 (1986-05-01), Fisk et al.
patent: 4587632 (1986-05-01), Ditzel
patent: 4631663 (1986-12-01), Chilinski et al.
patent: 4763255 (1988-08-01), Hopkins et al.
patent: 4783738 (1988-11-01), Li et al.
patent: 4860191 (1989-08-01), Nomura et al.
patent: 4922414 (1990-05-01), Holloway et al.
patent: 4961141 (1990-10-01), Hopkins et al.
patent: 4969091 (1990-11-01), Muller
patent: 5077657 (1991-12-01), Cooper et al.
patent: 5113522 (1992-05-01), Dinwiddie, Jr. et al.
patent: 5136696 (1992-08-01), Beckwith et al.
patent: 5142681 (1992-08-01), Driscoll et al.
patent: 5163139 (1992-11-01), Haigh et al.
patent: 5193180 (1993-03-01), Hastings
patent: 5201056 (1993-04-01), Daniel et al.
patent: 5218711 (1993-06-01), Yoshida
patent: 5241636 (1993-08-01), Kohn
patent: 5265206 (1993-11-01), Shackelford et al.
patent: 5307492 (1994-04-01), Benson
patent: 5313614 (1994-05-01), Goettelmann et al.
patent: 5333296 (1994-07-01), Bouchard et al.
patent: 5335344 (1994-08-01), Hastings
patent: 5355460 (1994-10-01), Eickemeyer et al.
patent: 5430862 (1995-07-01), Smith et al.
patent: 5481684 (1996-01-01), Richter et al.
patent: 5490256 (1996-02-01), Mooney et al.
patent: 5535329 (1996-07-01), Hastings
patent: 5542059 (1996-07-01), Blomgren
patent: 5574927 (1996-11-01), Scantlin
patent: 5577233 (1996-11-01), Goettelmann et al.
patent: 5619665 (1997-04-01), Emma
patent: 5619666 (1997-04-01), Coon et al.
patent: 5634118 (1997-05-01), Blomgren
patent: 5638525 (1997-06-01), Hammond et al.
patent: 5650948 (1997-07-01), Gafter
patent: 5659703 (1997-08-01), Moore et al.
patent: 5668999 (1997-09-01), Gosling
patent: 5692170 (1997-11-01), Isaman
patent: 5740441 (1998-04-01), Yellin et al.
patent: 5740461 (1998-04-01), Jaggar
patent: 5748964 (1998-05-01), Gosling
patent: 5752035 (1998-05-01), Trimberger
patent: 5761477 (1998-06-01), Wahbe et al.
patent: 5764908 (1998-06-01), Shoji et al.
patent: 5768593 (1998-06-01), Walters et al.
patent: 5774868 (1998-06-01), Cragun et al.
patent: 5778178 (1998-07-01), Arunachalam
patent: 5781750 (1998-07-01), Blomgren et al.
patent: 5784584 (1998-07-01), Moore et al.
patent: 5794068 (1998-08-01), Asghar et al.
patent: 5805895 (1998-09-01), Breternitz, Jr. et al.
patent: 5809336 (1998-09-01), Moore et al.
patent: 5838165 (1998-11-01), Chatter
patent: 5838948 (1998-11-01), Bunza
patent: 5875336 (1999-02-01), Dickol et al.
patent: 5889996 (1999-03-01), Adams
patent: 5898850 (1999-04-01), Dickol et al.
patent: 5898885 (1999-04-01), Dickol et al.
patent: 5903761 (1999-05-01), Tyma
patent: 5905895 (1999-05-01), Halter
patent: 5920720 (1999-07-01), Toutonghi et al.
patent: 5923892 (1999-07-01), Levy
patent: 5925123 (1999-07-01), Tremblay et al.
patent: 5926832 (1999-07-01), Wing et al.
patent: 5937193 (1999-08-01), Evoy
patent: 5940858 (1999-08-01), Green
patent: 5946487 (1999-08-01), Dangelo
patent: 5946718 (1999-08-01), Green
patent: 5953741 (1999-09-01), Evoy et al.
patent: 5983334 (1999-11-01), Coon et al.
patent: 5999731 (1999-12-01), Yellin et al.
patent: 6003038 (1999-12-01), Chen
patent: 6009499 (1999-12-01), Koppala
patent: 6014723 (2000-01-01), Tremblay et al.
patent: 6021469 (2000-02-01), Tremblay et al.
patent: 6026485 (2000-02-01), O'Connor et al.
patent: 6031992 (2000-02-01), Cmelik et al.
patent: 6038643 (2000-03-01), Tremblay et al.
patent: 6052526 (2000-04-01), Chatt
patent: 6065108 (2000-05-01), Tremblay et al.
patent: 6067577 (2000-05-01), Beard
patent: 6071317 (2000-06-01), Nagel
patent: 6075940 (2000-06-01), Gosling
patent: 6076141 (2000-06-01), Tremblay et al.
patent: 6081665 (2000-06-01), Nilsen
patent: 6108768 (2000-08-01), Koppala et al.
patent: 6110226 (2000-08-01), Bothner
patent: 6118940 (2000-09-01), Alexander, III et al.
patent: 6125439 (2000-09-01), Tremblay et al.
patent: 6131144 (2000-10-01), Koppala
patent: 6131191 (2000-10-01), Cierniak et al.
patent: 6139199 (2000-10-01), Rodriguez
patent: 6141794 (2000-10-01), Dice et al.
patent: 6158048 (2000-12-01), Lueh et al.
patent: 6167488 (2000-12-01), Koppala
patent: 6209077 (2001-03-01), Robertson et al.
patent: 6233678 (2001-05-01), Bala
patent: 6275903 (2001-08-01), Koppala et al.
patent: 6292883 (2001-09-01), Augusteijn et al.
patent: 6317872 (2001-11-01), Gee et al.
patent: 6321323 (2001-11-01), Nugroho et al.
patent: 6330659 (2001-11-01), Poff et al.
patent: 6349377 (2002-02-01), Lindwer
patent: 6374286 (2002-04-01), Gee et al.
patent: 6477702 (2002-11-01), Yellin et al.
patent: 6532531 (2003-03-01), O'Connor et al.
patent: 6606743 (2003-08-01), Raz et al.
Title: Fast, Effective Code Generation in a Just-in-time Java Compiler, author: Reza et al, ACM, May 1998.
Title: A Software High Performane APL Interpreter, author: Saal et al, ACM, 1979.
“SGI WebForce 02 is a one-stop Web authoring platform,” InfoWorld, Jan. 20, 1997.
Krall, et al., “CACAO—A 64-bit Java VM just-in-time compiler,” Concurrency: Practice and Experience, vol. 9 (11), pp. 1017-1030, Nov. 1997.
“Sun says JAVA chips will vastly increased speed, reduce costs to run JAVA programs,”Interactive Daily(Dec. 1996) downloaded from the Internet.
Andreas Krall, “Efficient JAVA VM Just-In-Time Compilation,” IEEE 1998.
Debaere and Campenhout, “Interpretation and Instruction Path Copressing,” ©1990 The MIT Press.
C. John Glossner and Stamatis Vassiliadis,The Delft-Java Engine: An Introduction, Euro-Part '97, Parallel Processing, Third International Euro-Par Conference, pp. 766-770 (Aug. 1997).
M.W. El-Kharashi et al.,Java Microprocessor: Computer Architecture Implications, IEEE Pacific Rim Conference on Communications, Computers and Signal Processing, vol. 1, pp. 277-280 (Aug. 20-22, 1997).
R. Tomasulo,An Efficient Algorithm for Exploring Multiple Arithmetic Units, IBM Journal of Research and Development, vol. 11, No. 1, pp. 25-33 (Jan. 1967).
Andrews, et al., “Migrating a CISC computer family onto RISC via object code translation”,Proceedings of the Fifth International Conference on Architectural Support for Programming Languages and Operating Systems,1992, (1992).
Berekovic, et al., “Hardware Realization of a Java Virtual Machine for High Performance Multimedia Applications”,IEEE Workshop on Signal Processing Systems1997, (Jan. 1, 1997).
Deutsch, Peter , et al., “Efficient Implementation of the Smalltalk-80 System”,11th ACM SIGACT-SIGPLAN Symposium on Principles of Programming Languages,1984, (1984).
Ertl, “A new approach to forth native code generation”,EuroForth Conference Proceedings,1992, (1992).
Ertl, “Stack caching for interpreters”,SIGPLAN,1995, (1995).
Ertl, “Stack caching for interpreters”,EuroForth Conference Proceedings1994, (1994).
Glossner, et al., “Delft-Java Link Translation Buffer”,Proceedings of the 24th EUROMICRO conference, Aug.1998, (Aug. 1998).
Hsieh, et al., “Java Byte Code to Native Code Translation: The Caffeine Prototype and Preliminary Results”,IEEE,(Jan. 1, 1996).
Kieburtz, “A RISC architecture for symbolic computation”,ACM 1987,(
Hahn and Moodley LLP
Moodley Vani
Nazomi Communications Inc.
Nguyen-Ba Anthony
LandOfFree
Java hardware accelerator using microcode engine does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Java hardware accelerator using microcode engine, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Java hardware accelerator using microcode engine will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3777172