Iterative high radix divider decoding the upper bits of a diviso

Details Iterative high radix divider decoding the upper bits of a diviso Iterative high radix divider decoding the upper bits of a diviso

1991-04-09

1993-04-27

Malzahn, David H.

Boots, shoes, and leggings

G06F 752

Patent

active

052068277

ABSTRACT:
A divider unit is provided for a high-radix division using a partial remainder. A quotient digit selecting device selects one from all quotient digits obtainable under an applied radix based on the signs and the upper digit values of the divisor and the partial remainder represented in the two's complement representation or, alternatively, on the upper digit values of the divisor and the partial remainder represented in the redundant binary representation. A number of divisor's multiple generating devices each generate at least one of 0 and a value obtained by multiplying the divisor with 2.sup.j (j=integer). At least one adding and subtracting device provides at least three inputs to generate a first product corresponding to any desired multiple of the divisor by adding or subtracting the outputs from the multiple generating devices and to generate another partial remainder by adding or subtracting the first product with a second product corresponding to a value obtained by multiplying the partial remainder by the radix.

REFERENCES:
patent: 3733477 (1973-05-01), Tate et al.
patent: 3852581 (1974-12-01), Reynard et al.
patent: 4722069 (1988-01-01), Ikeda et al.
Jackson et al., "Binary Multiplication and Division Utilizing a Three-Input Adder" IBM Tech. Disclosure Bulletin vol. 15 No. 7 Dec. 1992 pp. 2263-2268.
A partial Japanese translation of Kai Hawng, "Computer Arithmetic/Principles, Architecture, and Design", John Wiley & Sons, 1979 (Ch. 7, sec. 9-11).
D. E. Atkins, "Higher Radix Division Using Estimates of the Divisor and Partial Remainders", IEEE Trans. Computers, vol. C-17, No. 10, pp. 925-934, Oct. 1986.
D. E. Atkins, "Design of the Arithmetic Units of ILLIAC III: Use of Redundancy and Higher Radix Methods" IEEE Trans. Computers, vol. C-19, No. 8, pp. 720-732.

Affiliated with

Also associated with

Rating

Iterative high radix divider decoding the upper bits of a diviso does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Iterative high radix divider decoding the upper bits of a diviso, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Iterative high radix divider decoding the upper bits of a diviso will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2333121