Data processing: structural design – modeling – simulation – and em – Simulating electronic device or electrical system – Circuit simulation
Reexamination Certificate
2004-01-23
2010-06-22
Rodriguez, Paul L (Department: 2123)
Data processing: structural design, modeling, simulation, and em
Simulating electronic device or electrical system
Circuit simulation
C716S030000
Reexamination Certificate
active
07742907
ABSTRACT:
A method of obtaining a resolution-based proof of unsatisfiability using a SAT procedure for a hybrid Boolean constraint problem comprising representing constraints as a combination of clauses and interconnected gates. The proof is obtained as a combination of clauses, circuit gates and gate connectivity constraints sufficient for unsatisfiability.
REFERENCES:
patent: 6643827 (2003-11-01), Yang
patent: 6848088 (2005-01-01), Levitt et al.
patent: 6944838 (2005-09-01), McMillan
patent: 7406405 (2008-07-01), McMillan et al.
patent: 2004/0019468 (2004-01-01), De Moura et al.
J. Baumgartner, A. Kuehlmann, and J. Abraham; Property Checking via Structural Analysis; Proceedings of Computer Aided Verification, Jul. 27-31, 2002; pp. 1-13.
J. P. Marques-Silva and K. A. Sakallah, “GRASP: A Search Algorithm for Propositional Satisfiability,” IEEE Transactions on Computers, vol. 48, pp. 506-521, 1999.
M. Ganai and A. Aziz, “Improved SAT-based Bounded Reachability Analysis,” in Proceedings of VLSI Design Conference, Jan. 7, 2002-Jan. 11, 2002, pp. 729-734.
Lintao Zhang, et al.; Validating SAT Solvers Using an Independent Resolution-Based Chekcer: Practical Implementations and Other Applications; Design, Automation, and Test in Europe, Proceedings of the conference on Design, Automation, and Test in Europe vol. 1; 2003, ISBN˜ISSN:1530-1591, 0-7695-1870-2, pp. 6, IEEE Computer Society, Washington, DC, USA.
Kenneth L. McMillan et al.; Automatic Abstraction without Counterexamples; Cadence Design Systems; H. Garavel and J. Hatcliff (Eds.): TACAS 2003; LNCS 2619; 2003; pp. 2-17.
Ashar Pranav
Ganai Malay
Gupta Aarti
Yang Zijiang
Kolodka Joseph J.
NEC Laboratories America, Inc.
Ochoa Juan C
Rodriguez Paul L
LandOfFree
Iterative abstraction using SAT-based BMC with proof analysis does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Iterative abstraction using SAT-based BMC with proof analysis, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Iterative abstraction using SAT-based BMC with proof analysis will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4154499