Boots – shoes – and leggings
Patent
1982-05-05
1986-07-15
Moskowitz, Nelson
Boots, shoes, and leggings
343 5VQ, G11C 1500, G11C 2900, G01S 704
Patent
active
046010017
ABSTRACT:
An invalidation arrangement (30) is provided to invalidate information stored during cyclically-occurring predetermined periods of time in a main memory (1) to which read addressing circuits (15), write addressing circuits (13) and a read-write control circuit (9) are connected. This arrangement is formed by an invalidation rate generator (35) producing signals whose period corresponds to the said certain period of time, two invalidation memories (37 and 38) whose addressing inputs are coupled to the read and write addressing circuits, a write circuit (45, 46) associated with the read-write control circuit for writing an up-dating signal into the two invalidation memories at the same time the main memory is written in, an erasing circuit (50-35-52-45-46) controlled by the invalidation generator for alternately writing an erase signal into the two invalidation memories after the predetermined period of time, and an erase signal coincidence circuit (55) connected to the outputs of the invalidation memories for controlling an invalidation circuit (60) connected to the output of the main memory.
REFERENCES:
patent: 3129426 (1964-04-01), Altovsky et al.
patent: 3882502 (1975-05-01), Peabody et al.
patent: 4271402 (1981-06-01), Kastura et al.
Barron Jr. Gilberto
Kraus Robert J.
Moskowitz Nelson
U.S. Philips Corporation
LandOfFree
Invalidation arrangement for information stored in a memory duri does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Invalidation arrangement for information stored in a memory duri, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Invalidation arrangement for information stored in a memory duri will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1744002