Interrupt routing circuits, systems and methods

Details Interrupt routing circuits, systems and methods Interrupt routing circuits, systems and methods

1997-08-20

1999-08-24

Sheikh, Ayaz R.

395281, 395733, G06F 1300

Patent

active

059435070

ABSTRACT:
A computer system including an arrangement for programmably assigning interrupts to a larger set of interrupt channels. The computer system includes a microprocessing unit ("MPU" 102), a peripheral processing unit ("PPU" 110) that communicates with the MPU and a peripheral control unit ("PCU" 112) capable of communicating with the PPU and with at least one associated peripheral device. The PCU has associated therewith a first number, m, of interrupts for signalling to the MPU. The MPU has a second number, n, of interrupt channels over which interrupts are communicable to said MPU. A first register (IN1616) is provided in the PCU for storing a routing value representing the assignment of the m interrupts of the PCU to a selected subset of m channels of the n interrupt channels. A second register (IN1222) is provided in the PPU for storing the routing value. A number, m, connections are provided between the PCU and the PPU for transmitting the m interrupts from the PCU to the PPU. Finally, a logic unit (3820, 3830, 914) is provided that is responsive to the receipt of an interrupt on one of the m connections and to the stored routing value in the second register for communicating an interrupt to the MPU and for identifying to the MPU the m selected interrupt channels to which the communicated interrupt is assigned. Other devices, systems and methods are also disclosed.

REFERENCES:
patent: 3540000 (1970-11-01), Bencher
patent: 3582899 (1971-06-01), Semmelhaack
patent: 3812463 (1974-05-01), Lahti et al.
patent: 4646260 (1987-02-01), Chasse et al.
patent: 4669057 (1987-05-01), Clark, Jr. et al.
patent: 4760516 (1988-07-01), Zwick
patent: 4882702 (1989-11-01), Struger et al.
patent: 4967342 (1990-10-01), Lent et al.
patent: 5101497 (1992-03-01), Culley et al.
patent: 5134706 (1992-07-01), Cushing et al.
patent: 5175853 (1992-12-01), Kardach et al.
patent: 5276888 (1994-01-01), Kardach et al.
patent: 5404538 (1995-04-01), Krappweis, Sr.
patent: 5410708 (1995-04-01), Miyamori
patent: 5475846 (1995-12-01), Moore
patent: 5481678 (1996-01-01), Kondo et al.
patent: 5493655 (1996-02-01), Shen et al.
patent: 5535396 (1996-07-01), Cohen et al.
patent: 5535420 (1996-07-01), Kardach et al.
patent: 5548762 (1996-08-01), Creedon et al.
Linley Gwennap, Microprocessor Report, "TI Shows Integrated X86 CPU for Notebooks", vol. 8, No. 2. Feb. 14, 1994, pp. 5-7.
ACC Micro, 2056 3.3V Pentium Single Chip Solution for Notebook Applications, Rev. 1.1, pp. 1-1--1-10.
ACC Micro, 2066 486/386DX Notebook Enhanced-SL Single Chip AT, Rev. 1.2, Oct. 11, 1993 pp. 1-1--1-10.
Intel, SystemI/O SIO 82378IB, Rev. 1.0, pp. 1-3, 154-167.
Intel, Microprocessor and Peripheral Handbook, vol. 1, 1989, pp. 2-259--2-277, 4-667--4-669.
Intel, 82365SL DF PC Card Interface Controller, pp. 1-76.
Intel386 SL Microprocessor Superset System Design Guide, System and Power Management, Chapter 14, 1992, pp. 14-1--14-28.
Intel386 SL Microprocessor SuperSet Programmer's Reference Manual, System and Power Management, Chapter 6, 1992, pp. 6-1--6-56.
Chips, 82C836 ChipSet, Single-Chip 386SX AT Data Book, Dec., 1990, pp. 1-5, 38-49.
Intel386 SL Microprocessor SuperSet System Design Guide, The SL SuperSet Extension Registers, Chapter 10, pp. 10-1, 10-2, 10-12, 10-127--10-149, 10-172--10-183, 10-188--10-190.
Western Digital, WD8110/LV System Controller 80486SX/DX PC/AT Compatible Desktop, Laptop, Palmtop, and Pen-Based Computers, Sep. 15, 1993, pp. 1-9, 55-65, 93-126.
VLSI Technology, Inc. Polar Mobile Companion Chip Set, Product Bulletin, 8/93.
VLSI Technology, Inc. Scamp IV Chip Set, Product Bulletin, 10/93.
UMC Super Energy Star Green File, Version 4.0, Preliminary UM8881F/8886F Apr. 15, 1994, pp. 1-3, 11-18, 27-30, 37-42.
UMC Super Energy Star Green File, Version 4.0, Preliminary UM8486F Apr. 15, 1994, pp. 6-8, 21-23, 40-43, 57-60, 70-72, 77-78.
UMC Super Energy Star Green File, Version 4.0, Preliminary UM8365F/8366F Apr. 15, 1994, pp. 1-6, 21-29.
Texas Instruments, TACT84411 Single-Chip 80486, PC Systems Logic, 1993. pp. 1-1--1-5, 2-1, 2-2, 4-1,4-33--4-35.
Texas Instruments, TACT83000 AT Chip Set, PC Sytsems Logic, 1991. pp. 2-27--2-37, 2-48--2-49.
Texas Instruments, TACT88511 Peripheral I/O Controller, European PC System Logic, Rev.0.01, pp. 1-1--1-2, 3-1--3-11, 4-5, 4-5, 7-1--7-14, 9-5.
Texas Instruments, TACT84500 EISA Chip Set, Designer's Handbook, PC Systems Logic, Chapter 6, pp. 6-1--6-17, 6-35--6-37.
Texas Instruments, Tiffany Single-Chip System Logic for 386SX/486SLC-Based Palmtop/Sub-notebook PCs, User's Guide Preliminary Rev. 1.4, May 1993, pp. 1-5, 14--18, 34, 36-38, 42-50.

Affiliated with

Also associated with

Rating

Interrupt routing circuits, systems and methods does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Interrupt routing circuits, systems and methods, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Interrupt routing circuits, systems and methods will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-475621