Patent
1995-03-31
1998-08-18
Lee, Thomas C.
395848, 395739, G06F 1314, G06F 946
Patent
active
057970378
ABSTRACT:
A DMA data transfer system is provided with an interrupt request controller that has pass through logic, data limit logic, stale data logic and error detecting logic to monitor for predetermined conditions. A request for an interrupt sent to a central processor is generated by the interrupt request controller when an input interrupt request is applied to the interrupt request controller and one of the following conditions is met: 1) no previous DMA requests had occurred for a predetermined time interval; 2) a preset limit for the amount of data being transferred is reached; 3) no new requests for DMA transfer occur for preset time intervals; or 4) the status indicates an error in the data being transferred, or priority handling of the data is requested. By making sure one of the predetermined conditions is met before generating an interrupt request, the number of interrupt requests to the central processing unit is greatly reduced and the throughput of the system is increased.
REFERENCES:
patent: 5291608 (1994-03-01), Flurry
patent: 5367689 (1994-11-01), Mayer et al.
patent: 5459870 (1995-10-01), Iwasa et al.
patent: 5484726 (1996-01-01), Kumaki et al.
patent: 5530874 (1996-06-01), Emery et al.
Cirrus Logic Inc.
Lee Thomas C.
Nguyen Frank D.
Perveen Rehana
LandOfFree
Interrupt request control logic reducing the number of interrupt does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Interrupt request control logic reducing the number of interrupt, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Interrupt request control logic reducing the number of interrupt will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1125556