Boots – shoes – and leggings
Patent
1985-11-15
1989-01-03
Shaw, Gareth D.
Boots, shoes, and leggings
G06F 1300
Patent
active
047961767
ABSTRACT:
A multiprocessor computing system is disclosed which includes a system bus, a plurality of processing units and a plurality of synchronous input/output channel controllers. A plurality of priority lines each corresponding to a processing unit are provided through each input/output channel controller in order of priority. A synchronizing signal is generated at the same time in each input/output channel controller in response to the end of an address phase on the system bus. A latch is provided in the input/output controllers which responds to the synchronizing signal by storing the condition of the priority lines and whether an interrupt is pending. In response to a broadcast interrupt origin request instruction from a processing unit, all input/output channel controllers will respond at the same time but only the one with the priority interrupt for the requesting processing unit gives a non-zero response.
REFERENCES:
patent: 4423384 (1983-12-01), DeBock
patent: 4488217 (1984-12-01), Binder et al.
patent: 4513284 (1985-04-01), Right
patent: 4542455 (1985-09-01), Demeure
patent: 4577273 (1986-03-01), Hopper et al.
patent: 4611297 (1986-09-01), Dudley et al.
patent: 4628447 (1986-12-01), Cartret et al.
patent: 4633394 (1986-12-01), Georgiou et al.
D'Amico Lynn W.
Guyer James M.
Asher Robert M.
Data General Corporation
Napiorkowski Maria
Shaw Gareth D.
LandOfFree
Interrupt handling in a multiprocessor computing system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Interrupt handling in a multiprocessor computing system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Interrupt handling in a multiprocessor computing system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2172622