Patent
1997-04-09
1998-11-17
Ellis, Richard L.
G06F 932
Patent
active
058389628
ABSTRACT:
Branch predictions are adjusted by interrupting a central processing unit and observing a pending branch instruction. An interrupt is generated using a counter, timer, or software-based interrupt. The interrupt causes a prediction adjustment routine to execute, which in turn determines whether a pending branch instruction will branch. The actual branch behavior of the branch instruction is compared to the predicted branch behavior of the branch instruction, and the prediction is adjusted accordingly based on the accuracy of the prediction and previous branch behavior. After the prediction has been adjusted (if necessary), execution returns to the program that contains the branch instruction that was evaluated.
REFERENCES:
patent: 4124893 (1978-11-01), Joyce et al.
patent: 4176394 (1979-11-01), Kaminski et al.
patent: 4370711 (1983-01-01), Smith
patent: 4435756 (1984-03-01), Potash
patent: 4679141 (1987-07-01), Pomerene et al.
patent: 4901233 (1990-02-01), Liptay
patent: 5367703 (1994-11-01), Levitan
patent: 5659752 (1997-08-01), Heisch et al.
patent: 5715440 (1998-02-01), Ohmura et al.
patent: 5717909 (1998-02-01), Nemirovsky et al.
Jourdan et al, A High Out-of-Order Issue Symmetric Superpipeline Superscalar Microprocessor, IEEE, 1994.
Sonh et al., An Implementation of Branch Target Buffer for High Performance Applications, IEEE, 1995.
Ellis Richard L.
Hewlett--Packard Company
Plettner David A.
LandOfFree
Interrupt driven dynamic adjustment of branch predictions does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Interrupt driven dynamic adjustment of branch predictions, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Interrupt driven dynamic adjustment of branch predictions will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-895461