Interrupt control architecture for symmetrical multiprocessing s

Details Interrupt control architecture for symmetrical multiprocessing s Interrupt control architecture for symmetrical multiprocessing s

1994-05-31

1996-09-10

Coleman, Eric

Boots, shoes, and leggings

3642426, 364229, 364260, 364941, 364DIG1, 395733, G06F 1300

Patent

active

055554300

ABSTRACT:
A symmetrical multiprocessing system is provided that includes centralized interrupt control unit. The interrupt control unit is coupled to a plurality of processing units and to a plurality of interrupt sources. The interrupt control unit advantageously allows for the expansion of each interrupt pin by setting the interrupt control unit in a cascade mode. Furthermore, the central control unit is responsive to specialized interrupt cycles which allows I/O devices and/or bus bridge devices to initiate of an interrupt without requiring a dedicated interrupt line. The central interrupt control unit further allows each interrupt to be prioritized independently of its associated vector ID, and prevents the occurrence of spurious interrupts by providing a programmable latency timer which causes the central interrupt control unit to delay its response to End Of Interrupt (EOI) instructions. An auto-chaining technique is further implemented by the central interrupt control unit to sequentially provide broadcast interrupts to various processing units based on their current task priority values. Finally, the central interrupt control unit further handles system management interrupts (SMIs) from sources such as power management units and ensures proper system operation even if the requested system management function affects operations being carried by other processing units.

REFERENCES:
patent: 4486826 (1984-12-01), Wolff
patent: 4862354 (1989-08-01), Fiacconi
patent: 4937815 (1990-06-01), Lighthart
patent: 5265255 (1993-11-01), Bonevento
patent: 5359715 (1994-10-01), Heil
patent: 5437042 (1995-07-01), Culley
Intel, "MultiProcessor Specification", Version 1.1 (Apr. 1994).

Affiliated with

Also associated with

Rating

Interrupt control architecture for symmetrical multiprocessing s does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Interrupt control architecture for symmetrical multiprocessing s, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Interrupt control architecture for symmetrical multiprocessing s will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1328892