Interrupt bus structure

Details Interrupt bus structure Interrupt bus structure

1983-11-30

1987-03-31

Thomas, James D.

Boots, shoes, and leggings

361400, 361393, G06F 1300

Patent

active

046548203

ABSTRACT:
In a processor system having a central processor and secondary support processor mounted on a backplane board, a separate peripheral interrupt bus is provided for each secondary support processor to give full interrupt priority capability to peripheral devices connected to the support processors. The support processors (110, 120) and certain of the system's peripheral interface circuits (102, 104) are connected to the system's central processor (101) via a primary interrupt bus (105) and other peripheral interface circuits (112, 114, 122) are connected to their associated secondary processors (110, 120) via separate interrupt buses (115, 125) all on the same backplane board. The backplane board is divided into an upper section and a lower section and the primary interrupt bus and the interrupt request and acknowledge terminal pins for all circuit boards are in the lower section. The secondary processor boards and interface circuit boards served by the central processor have interrupt request and acknowledge terminal pins connected to the primary interrupt bus in the lower section. The interrupt request and acknowledge terminal pins for any peripheral interface circuit served by a secondary processor are connected to the associated secondary processor via a secondary interrupt bus formed in the upper section of the backplane and conductors extending between the sections.

REFERENCES:
patent: 3881174 (1975-04-01), Barnich
patent: 4025903 (1977-05-01), Kaufman et al.
patent: 4237535 (1980-12-01), Wiedenman
patent: 4268906 (1981-05-01), Bourke et al.
patent: 4296464 (1981-10-01), Woods et al.
patent: 4309754 (1982-01-01), Dinwiddie, Jr.
patent: 4326250 (1982-04-01), McCullough
patent: 4398246 (1983-08-01), Frediani et al.
patent: 4415986 (1983-11-01), Chadra
patent: 4418386 (1983-11-01), Vrielink
patent: 4470114 (1984-09-01), Gerhold
patent: 4511950 (1985-04-01), Bunner et al.
"HP 2700 Manual", pp. 1-1 through 1-11, 2-1 and 2-2, Hewlett Packard.
Motorola Brochure, BR 164.
Electronik, vol. 28, No. 10, May, 1979 (Munich, DE) Waltring: "Der Interrupt-Controller-ein Baustein, der fur Ordnung sorgt", pp. 73-80.
Research Disclosure, No. 161, Sept., 1977 (London, GB) Burns et al.: "Circuitry for Connecting a Plurality of Peripheral Devices as a Single Load on an Asynchronous Computer Bus", p. 13.
Electronics International, vol. 55, No. 26, Dec., 1982 (New York, US) Rau: "Advanced Processor-Independent Bus Rides on Eurocard Hardware", pp. 63-66.
IEEE Computer Society International Conference, Conf. 10, Computer Technology to Reach the People, San Francisco, Feb. 25-27, 1975, Spring Meeting (New York, US) Baum et al. "Hardware Considerations in a Microcomputer Multiprocessing System" pp. 27-30.

Affiliated with

Also associated with

Rating

Interrupt bus structure does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Interrupt bus structure, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Interrupt bus structure will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2217719