Interprocessor priority control system for multivector processor

Details Interprocessor priority control system for multivector processor Interprocessor priority control system for multivector processor

1993-12-21

1997-04-01

Swann, Tod R.

Boots, shoes, and leggings

364DIG1, 364DIG2, 36423221, 3642281, 364736, 395478, 395481, 395485, G06F 1200, G06F 1516

Patent

active

056175752

ABSTRACT:
In a multiprocessor computer system, individual vector processors are provided with priority switching signal control circuits, respectively, and a storage control unit incorporating a priority control circuit. Priority bit information is provided for priority circuits incorporated in the storage control unit. Paths for priority switching signal issued in accordance with a number of requests as generated and types of instruction generating the requests are provided between the priority switching signal control circuits and the priority control circuit of the storage control unit, while paths for the priority switching signal as generated are provided between the priority control circuit and all the priority circuits.

REFERENCES:
patent: 4849882 (1989-07-01), Aoyama et al.
patent: 4910667 (1990-03-01), Tanaka et al.
patent: 5060148 (1991-10-01), Isobe et al.
patent: 5214769 (1993-05-01), Uchida et al.
patent: 5241632 (1993-08-01), O'Connell et al.
patent: 5274774 (1993-12-01), Manber et al.
patent: 5276902 (1994-01-01), Nakatani et al.
patent: 5388247 (1995-02-01), Goodwin et al.
patent: 5392443 (1995-02-01), Sakakibara et al.
patent: 5408627 (1995-04-01), Strik et al.
patent: 5412788 (1995-05-01), Collins et al.

Affiliated with

Also associated with

Rating

Interprocessor priority control system for multivector processor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Interprocessor priority control system for multivector processor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Interprocessor priority control system for multivector processor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-548174