Interprocessor interrupt processing system

Details Interprocessor interrupt processing system Interprocessor interrupt processing system

1994-12-09

1996-09-03

Harvey, Jack B.

G06F 1324

Patent

active

055532934

ABSTRACT:
An interprocessor interrupt hardware unit ("IIU") for processing interrupts between a remote processor and a host processor on a multiprocessor system. The IIU off loads tasks involved in processing interrupts from the operating kernel of the remote processor. Control blocks of interrupt information and commands are stored in Data Random Access Memory (DRAM) by the remote processor. The remote processor sets up a buffer of control block memory addresses in DRAM for the IIU to access to retrieve the control blocks from DRAM. The IIU retrieves a control block and loads the control block into registers. The IIU then issues an interrupt request to the host processor. The host processor receives the interrupt request and reads the registers to obtain the control block. The host processor clears the interrupt request and indicates to the IIU that the interrupt has been processed. The IIU then notifies the remote processor that the interrupt has been processed. The IIU may be programmed to notify the remote processor of completion either by an interrupt or by setting a status flag in the DRAM.

REFERENCES:
patent: 4080649 (1978-03-01), Calle et al.
patent: 4156796 (1979-05-01), O'Neal et al.
patent: 4188665 (1980-02-01), Nagel et al.
patent: 4604500 (1986-08-01), Brown et al.
patent: 4646232 (1987-02-01), Chang et al.
patent: 4648029 (1987-03-01), Cooper et al.
patent: 4701845 (1987-10-01), Andreasen et al.
patent: 4718008 (1988-01-01), Chang et al.
patent: 4736319 (1988-04-01), DasGupta et al.
patent: 4751634 (1988-06-01), Burrus, Jr. et al.
patent: 4768149 (1988-08-01), Konopik et al.
patent: 4833598 (1989-05-01), Imamura et al.
patent: 4901231 (1990-02-01), Bishop et al.
patent: 4975828 (1990-12-01), Wishneusky et al.
patent: 4980820 (1990-12-01), Youngblood
patent: 5218680 (1993-06-01), Farrell et al.
patent: 5283904 (1994-01-01), Carson et al.
patent: 5367689 (1994-11-01), Mayer et al.

Affiliated with

Also associated with

Rating

Interprocessor interrupt processing system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Interprocessor interrupt processing system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Interprocessor interrupt processing system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1960033