Interprocessor communication circuitry and methods

Details Interprocessor communication circuitry and methods Interprocessor communication circuitry and methods

1997-11-14

2000-11-07

Coulter, Kenneth R.

Electrical computers and digital processing systems: multicomput

Computer-to-computer protocol implementing

710260, 710 48, G06F 1300

Patent

active

061450073

ABSTRACT:
A method of exchanging messages between first and second processors. A pending flag in a first register is polled by the first processor and if the flag is in a first selected logic state, a message is written into a second register with the first processor. The pending flag is set to a second selected logic state with the first processor and an interrupt to the second processor is generated. The message is read from the second register with the second processor when the pending flag is in the second logic state. The pending flag set to the first logic state with the second processor.

REFERENCES:
patent: 4984190 (1991-01-01), Katori et al.
patent: 5283869 (1994-02-01), Adams et al.
patent: 5448735 (1995-09-01), Anderson et al.
patent: 5490271 (1996-02-01), Elliott et al
patent: 5590288 (1996-12-01), Castor et al.
patent: 5822522 (1998-10-01), Kazama
patent: 5822595 (1998-10-01), Hu
patent: 5848295 (1998-12-01), Anderson et al.
patent: 5910178 (1999-06-01), Moh et al.
patent: 5925099 (1999-07-01), Futral et al.
patent: 6009389 (1999-12-01), Dokic et al.
patent: 6012142 (2000-01-01), Dokic et al.

Affiliated with

Also associated with

Rating

Interprocessor communication circuitry and methods does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Interprocessor communication circuitry and methods, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Interprocessor communication circuitry and methods will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1652045