Interposer, semiconductor chip mounted sub-board, and...

Details Interposer, semiconductor chip mounted sub-board, and... Interposer, semiconductor chip mounted sub-board, and...

2008-06-30

2011-10-25

Clark, Sheila (Department: 2823)

Active solid-state devices (e.g., transistors, solid-state diode

Housing or package

Multiple housings

C257S777000

Reexamination Certificate

active

08044498

ABSTRACT:
A semiconductor device can be manufactured with a high non-defect ratio, making it possible to easily guarantee the KGD (Known-Good-Die) of semiconductor chips, when configuring one packaged semiconductor device on which a plurality of semiconductor chips is mounted. Utilizing each semiconductor chip is made possible without limits on terminal position, pitch, signal arrangement, and so on.Protrusions provided to a semiconductor chip mounted sealing sub-board are attached to a package substrate. A plurality of semiconductor bare chips is disposed in a space formed between the semiconductor chip mounted sealing sub-board and the package substrate, making wiring possible.

REFERENCES:
patent: 6545228 (2003-04-01), Hashimoto
patent: 6919631 (2005-07-01), Hoffman et al.
patent: 7193331 (2007-03-01), Ishii
patent: 7309913 (2007-12-01), Shim et al.
patent: 2001/0026014 (2001-10-01), Sakamoto et al.
patent: 2005/0194673 (2005-09-01), Kwon et al.
patent: 2005/0230800 (2005-10-01), Do et al.
patent: 2006/0060959 (2006-03-01), Hayashi et al.
patent: 2006/0091520 (2006-05-01), Akram
patent: 2006/0113653 (2006-06-01), Xiaoqi et al.
patent: 2007/0132080 (2007-06-01), Nakashima et al.
patent: 2007/0278648 (2007-12-01), Akram
patent: 2010/0320582 (2010-12-01), Pagaila et al.
patent: 2010/0320583 (2010-12-01), Camacho et al.
patent: 2011/0024888 (2011-02-01), Pagaila et al.
patent: 2011/0133325 (2011-06-01), Moon et al.
patent: 61-059846 (1986-03-01), None
patent: 04-111457 (1992-04-01), None
patent: 2001-196529 (2001-07-01), None
patent: 2002-040095 (2002-02-01), None
patent: 2002-083897 (2002-03-01), None
patent: 2002-141459 (2002-05-01), None
patent: 2003-100985 (2003-04-01), None
patent: 2003-249606 (2003-09-01), None
patent: 2005-123542 (2005-05-01), None
patent: 2005-209882 (2005-08-01), None
patent: 2005-347470 (2005-12-01), None
patent: 2006-080564 (2006-03-01), None
patent: 2004/034433 (2004-04-01), None
“Part One: If a Chip Can Not be Used, There is a Package”, Nikkei Electronics, Feb. 11, 2002, pp. 108-113, No. 815, Nikkei Business Publications, Inc., Chiyoda-ku, Tokyo, Japan.
“Lecture on basic microelectronics packaging technology (vol. 1) general statement”, p. 26-28, Jul. 1, 1998, Society for Hybrid Microelectronics.

Affiliated with

Also associated with

Rating

Interposer, semiconductor chip mounted sub-board, and... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Interposer, semiconductor chip mounted sub-board, and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Interposer, semiconductor chip mounted sub-board, and... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4295317