Interposer for connecting plurality of chips and method for...

Metal working – Method of mechanical manufacture – Electrical device making

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C029S825000, C029S830000, C029S831000, C029S852000

Reexamination Certificate

active

07987588

ABSTRACT:
The invention discloses an interposer used for connecting a plurality of chips. The interposer includes a connective substrate and at least a through via disposed in the connective substrate. The connective substrate has a first surface and a second surface. The through via acts as a connector, and is electrically connected to the first surface and the second surface. The first surface and the second surface are electrically connected to at least a first chip and a second chip respectively. In addition, the first chip and the second chip are electrically connected by the through via.

REFERENCES:
patent: 6350668 (2002-02-01), Chakravorty
patent: 6570098 (2003-05-01), Shimizu et al.
patent: 6941648 (2005-09-01), Shimizu et al.
patent: 2006/0186524 (2006-08-01), Aiba

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Interposer for connecting plurality of chips and method for... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Interposer for connecting plurality of chips and method for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Interposer for connecting plurality of chips and method for... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2710676

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.