Interplating memory function evaluation

Details Interplating memory function evaluation Interplating memory function evaluation

1990-02-16

1991-11-26

Harkcom, Gary V.

Boots, shoes, and leggings

364748, 364723, G02F 738

Patent

active

050688162

ABSTRACT:
A technique for the evaluation of a general continuous function f(x) is presented, and the design of an interpolating memroy, an implementation of the technique, is described. The technique partitions the domain of f(x) into segments, and defines an interpolating (or approximating) function for each. The implementation is a memory subsystem that holds the parameters of the approximating functions and yields an interpolated function value on each read reference. Polynomial interpolating functions are considered in particular. Hardware requirements (memory and computational logic) are analyzed in terms of the required precision. It is shown that as long as f(x) has d+1 derivatives, and d is the degree of the interpolating polynomial, d+1 additional bits of precision of the computer f(x) are obtained for each additional address bit used in the interpolating memory. This establishes a tradeoff between memory and computational logic, which can be exploited in the design of a unit for a specific function, for any precision requirement. Furthermore, a single unit may be designed for any class of functions that have the required derivatives. Two examples of implementations for particular functions are presented.

REFERENCES:
patent: 4482974 (1984-11-01), Kovalick
patent: 4482975 (1984-11-01), King et al.
patent: 4536853 (1985-08-01), Kawamoto et al.
patent: 4710891 (1987-12-01), Debus, Jr. et al.
John N. Mitchell, Jr., "Computer Multiplication and Division Using Binary Logarithms", IRE Transactions on Electronic Computers, 512-5178 (U.S.A. 1962).
Combet et al., "Computation of the Base Two Logarithm of Binary Numbers", IEEE Transactions on Electronic Computers, 865-867 (U.S.A. 1965).
Hall et al., "Generation of Products and Quotients Using Approximate Binary Logarithms for Digital Filtering Applications", IEEE Transactions on Computers, 19:2, 97-105 (U.S.A. 1970).
Marino, "New Algorithms for the Approximate Evaluation in Hardware of Binary logartihms and Elementary Functions", IEEE Transactions on Computers, 1417-1421.
Brubaker et al., "Multiplication using Logarithms Implemented with Read-Only Memory", IEEE Transactions on Computers, 761-765 (U.S.A. 1975).
Swartzlander, Jr. et al., "The Sign/Logarithm Number System", IEEE Transactions on Computers, 1238-1242 (U.S.A. 1978).
Lee et al., "The Focus Number System", IEEE Transactions on Computers, 26:11, 1167-1170 (U.S.A. 1970).
Edgar et al., "Focus Microcomputer Number System", Communications of the ACM, 22:3, 166-177 (U.S.A. 1970).
Lo et al., "Programmable Variable-Rate Up/Down Counter for Generating Binary Logarithms", IEEE Proceedings, 131:4, 125-131 (U.S.A. 1984).
Lo et al., "Generation of a Precise Binary Logarithm with Difference Grouping Programmable Logic Array", IEEE Transactions on Computers, 34:8, 681-691 (U.S.A. 1985).
Lo et al., "A Hardwired Generalized Algorithm for Generating the Logarithm Base-k by Iteration", IEEE Transactions on Computers, 36:11, 1363-1367 (U.S.A. 1987).
Waser, "High-Speed Monolithic Multipliers, for Real-Time Digital Signal Processing", IEEE Transactions on Computers, 19-29 (U.S.A. 1978).

Affiliated with

Also associated with

Rating

Interplating memory function evaluation does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Interplating memory function evaluation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Interplating memory function evaluation will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2389764