Interpage prologue to protect virtual address mappings

Details Interpage prologue to protect virtual address mappings Interpage prologue to protect virtual address mappings

2005-01-18

2005-01-18

Phan, Thai (Department: 2128)

Data processing: structural design, modeling, simulation, and em

Emulation

Of instruction

C703S023000, C703S027000, C712S209000, C714S053000, C717S138000

Reexamination Certificate

active

06845353

ABSTRACT:
In a computer which translates instructions from a target instruction set to a host instruction set, a method for determining validity of a translation of a target instruction linked to an earlier translation including the steps of testing a memory address of a target instruction to be executed against a copy of the memory address of the target instruction from which a translation of the target instruction was made, executing the translation if the addresses compare, and generating an exception if the addresses do not compare.

REFERENCES:
patent: 4434459 (1984-02-01), Holland et al.
patent: 4951195 (1990-08-01), Fogg et al.
patent: 5167023 (1992-11-01), de Nicolas et al.
patent: 5313614 (1994-05-01), Goettelmann et al.
patent: 5361389 (1994-11-01), Fitch
patent: 5832205 (1998-11-01), Kelly et al.
patent: 5875318 (1999-02-01), Langford
patent: 6163764 (2000-12-01), Dulong et al.
patent: 6363336 (2002-03-01), Banning et al.
patent: 6415379 (2002-07-01), Keppel et al.

Affiliated with

Also associated with

Rating

Interpage prologue to protect virtual address mappings does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Interpage prologue to protect virtual address mappings, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Interpage prologue to protect virtual address mappings will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3391457