Internal time-out circuit for CMOS dynamic RAM

Electrical transmission or interconnection systems – With nonswitching means responsive to external nonelectrical... – Temperature responsive

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

307451, 307246, 307273, H03K 3284, H03K 5153, H03K 19094, H03K 1730

Patent

active

047076267

ABSTRACT:
A delay circuit for internal clock generation in a dynamic RAM uses a one-shot multivibrator composed of a pair of cross-coupled CMOS NOR gates with a RC delay circuit in the coupling path between the output of one NOR gate and the input of the other. The RC delay circuit uses an MOS transistor as the resistor, with the gate of this device connected to the supply voltage, so the resistance varies with changes in the supply. A CMOS inverter stage in the delay circuit has its input connected across the capacitor of the RC delay, so the trip point will vary with threshold voltage. In a dynamic RAM, this circuit may be used to establish the critical timing between write and read mode.

REFERENCES:
patent: 3504200 (1970-03-01), Avellar
patent: 3532993 (1970-10-01), Kennedy
patent: 3659214 (1972-04-01), Iijima
patent: 3761743 (1973-09-01), Barber
patent: 3772535 (1973-11-01), Tuten
patent: 4065721 (1977-12-01), Rabe
patent: 4277697 (1981-07-01), Hall et al.
patent: 4408168 (1983-10-01), Higuchi
Weil, "Feedback Triggers One-Shot from Both Polarity Edges", Electronics, p. 87, 7/20/1970.
Chung, "Multiphase One Shot Provides Pulses", Electronic Engineering, p. 21, 9/1976.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Internal time-out circuit for CMOS dynamic RAM does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Internal time-out circuit for CMOS dynamic RAM, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Internal time-out circuit for CMOS dynamic RAM will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1451806

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.