Internal testability system for microprocessor-based integrated

Details Internal testability system for microprocessor-based integrated Internal testability system for microprocessor-based integrated

1997-01-17

1998-08-04

Beausoliel, Jr., Robert W.

Excavating

371 2232, G01R 3128

Patent

active

057905614

ABSTRACT:
A fault isolation system for use in an integrated circuit. The fault isolation system includes multiple input shift registers which are connected end-to-end, serial output to serial input, for convenient interface with a test data input and test data output that are controlled by the test access port controller (tap controller) of conventional JTAG circuitry that is frequently provided in such integrated circuits. The multiple input shift registers include parallel inputs which receive test data from test nodes within functional blocks such as general circuit blocks and linear bus alleys. The multiple input shift registers are efficiently controlled by a global controller which talks to many local controllers. The global controller distributes control signals that are received by the local controllers. The multiple input shift registers thereafter operate in accordance with the control signals and, in order to operate "at speed," also operate in time coordination with the local clock phases driving the functional block under observation. The multiple input shift registers preferably include polynomial feedback taps in order to generate a predictable "signature" given a sequential set of parallel data subsequent to initiation to a known state.

REFERENCES:
patent: 4817093 (1989-03-01), Jacobs et al.
patent: 5329533 (1994-07-01), Lin
patent: 5423050 (1995-06-01), Taylor et al.
patent: 5475694 (1995-12-01), Ivanov et al.
patent: 5570375 (1996-10-01), Tsai et al.
patent: 5583786 (1996-12-01), Needham
patent: 5627842 (1997-05-01), Brown et al.
patent: 5633877 (1997-05-01), Shepard, III et al.

Affiliated with

Also associated with

Rating

Internal testability system for microprocessor-based integrated does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Internal testability system for microprocessor-based integrated , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Internal testability system for microprocessor-based integrated will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1186029